欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ICS950223YFLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產生/分配
英文描述: 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, LEAD FREE, MO-118, SSOP-48
文件頁數: 1/24頁
文件大小: 209K
代理商: ICS950223YFLFT
Integrated
Circuit
Systems, Inc.
ICS950223
0496C—05/06/05
Block Diagram
Pin Configuration
Recommended Application:
Brookdale and Brookdale-G chipset with P4 processor.
Output Features:
3 - Pairs of differential CPU clocks
(differential current mode)
3 - 3V66 @ 3.3V
10 - PCI @ 3.3V
1 - 48MHz @ 3.3V fixed
2 - REF @ 3.3V, 14.318MHz
1 - 48_66MHz selectable @ 3.3V fixed
1 - 24_48MHz selectable @ 3.3V
Features/Benefits:
QuadRomTM frequency selection.
Programmable output frequency.
Programmable asynchronous 3V66 & PCI frequency.
Programmable output divider ratios.
Programmable output rise/fall time.
Programmable output skew.
Programmable spread percentage for EMI control.
Watchdog timer technology to reset system
if system malfunctions.
Programmable watchdog safe frequency.
Support I
2C Index read/write and block read/write
operations.
Uses external 14.318MHz reference input.
Key Specifications:
CPU Output Jitter <150ps
3V66 Output Jitter <250ps
CPU Output Skew <100ps
Programmable Timing Control Hub for P4
Frequency Table
PLL2
PLL1
Spread
Spectrum
48MHz
PCICLK (9:0)
3V66 (2:0)
24_48MHz
X1
X2
XTAL
OSC
CPU
DIVDER
PCI
DIVDER
3V66
DIVDER
PD#
MULTSEL(1:0)
SDATA
SCLK
Vtt_PWRGD#
SEL 48_24#
SEL 66_48#
FS (4:0)
I REF
RESET#
Control
Logic
Config.
Reg.
REF (1:0)
3
10
4
3
CPUCLKT (2:0)
CPUCLKC (2:0)
/ 2
3V66
DIVDER
3V66_48MHz
*MULTSEL1/REF1 1
48 REF0/MULTSEL0**
VDDREF 2
47 GNDREF
X1 3
46 VDDCPU
X2 4
45 CPUCLKT2
GND 5
44 CPUCLKC2
*FS2/PCICLK0 6
43 GNDCPU
*FS3/PCICLK1 7
42 PD#*
**SEL48_24#/PCICLK2 8
41 CPUCLKT0
VDDPCI 9
40 CPUCLKC0
*FS4/PCICLK3 10
39 VDDCPU
PCICLK4 11
38 CPUCLKT1
PCICLK5 12
37 CPUCLKC1
GND 13
36 GNDCPU
PCICLK6 14
35 IREF
PCICLK7 15
34 AVDD
PCICLK8 16
33 GND
PCICLK9 17
32 VDD3V66
VDDPCI 18
31 3V66_0
Vttpwr_GD# 19
30 3V66_1
RESET# 20
29 GND
GND 21
28 3V66_2
~*FS0/48MHz 22
27 3V66_3_48MHz/Sel66_48#**
*FS1/24_48MHz 23
26 SCLK
AVDD4824
25SDATA
48-SSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
ICS950223
~ This output has 2X drive strength
Bit4
Bit3
Bit2
Bit1
Bit0
CPU
3V66
PCI
FS4FS3
FS2FS1
FS0
MHz
0
0000
102.00
68.00
34.00
0
0001
105.00
70.00
35.00
0
0010
108.00
72.00
36.00
0
0011
111.00
74.00
37.00
0
0100
114.00
76.00
38.00
0
0101
117.00
78.00
39.00
0
0110
120.00
80.00
40.00
0
0111
123.00
82.00
41.00
0
1000
126.00
72.00
36.00
0
1001
130.00
74.29
37.14
0
1010
136.00
68.00
34.00
0
1011
140.00
70.00
35.00
0
1100
144.00
72.00
36.00
0
1101
148.00
74.00
37.00
0
1110
152.00
76.00
38.00
0
1111
156.00
78.00
39.00
1
0000
160.00
80.00
40.00
1
0001
164.00
82.00
41.00
1
0010
166.60
66.64
33.32
1
0011
170.00
68.00
34.00
1
0100
175.00
70.00
35.00
1
0101
180.00
72.00
36.00
1
0110
185.00
74.00
37.00
1
0111
190.00
76.00
38.00
1
1000
66.80
33.40
1
1001
100.20
66.80
33.40
1
1010
133.60
66.80
33.40
1
1011
200.40
66.80
33.40
1
1100
66.67
33.34
1
1101
100.00
66.67
33.33
1
1110
200.00
66.67
33.33
1
1111
133.33
66.67
33.33
相關PDF資料
PDF描述
ICS950227YFLFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950227YFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950227YFLFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950227YFT 133.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
ICS950402YFT-LF 300 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關代理商/技術參數
參數描述
ICS950227 制造商:ICS 制造商全稱:ICS 功能描述:Programmable Timing Control Hub for P4
ICS9502P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Industrial Control IC
ICS950401 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8TM System Clock Chip
ICS950402 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip
ICS950402YFLF-T 制造商:ICS 制造商全稱:ICS 功能描述:AMD - K8 System Clock Chip
主站蜘蛛池模板: 富阳市| 珠海市| 卢氏县| 安丘市| 太谷县| 五华县| 贺兰县| 柏乡县| 文水县| 武威市| 辽源市| 虞城县| 武宁县| 四会市| 老河口市| 永吉县| 稻城县| 股票| 枣阳市| 靖西县| 碌曲县| 营口市| 庆阳市| 金门县| 南宫市| 铜陵市| 郓城县| 迭部县| 美姑县| 金堂县| 陕西省| 九龙城区| 壶关县| 双城市| 额济纳旗| 宜兴市| 徐水县| 岑巩县| 湘乡市| 洪洞县| 毕节市|