- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377125 > ICT49FCT3805PY (Integrated Device Technology, Inc.) 3.3V CMOS BUFFER/CLOCK DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | ICT49FCT3805PY |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | 3.3V CMOS BUFFER/CLOCK DRIVER |
| 中文描述： | 3.3V的CMOS緩沖器/時(shí)鐘驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大小： | 71K |
| 代理商： | ICT49FCT3805PY |
1
IDT49FCT3805/A
3.3V CMOS BUFFER/CLOCK DRIVER
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGE
S EPT EMBER 2004
2004 Integrated Device Technology, Inc.
DSC-3102/5
c
IDT49FCT3805/A
COMMERCIAL AND INDUS T RIAL T EMPERAT URE RANGE
3.3V CMOS
BUFFER/CLOCK DRIVER
DESCRIPTION:
The FCT3805 is a 3.3 volt, non-inverting clock driver built using
advanced dual metal CMOS technology. The device consists of two banks
of drivers, each with a 1:5 fanout and its own output enable control. The
device has a "heartbeat" monitor for diagnostics and PLL driving. The
MON output is identical to all other outputs and complies with the output
specifications in this document. The FCT3805 offers low capacitance inputs
with hysteresis.
The FCT3805 is designed for high speed clock distribution where signal
quality and skew are critical. The FCT3805 also allows single point-to-
point transmssion line driving in applications such as address distribution,
where one signal must be distributed to multiple recievers with low skew
and high signal quality.
For more information on using the FCT3805 with two different input
frequencies on bank A and B, please see AN-236.
FUNCTIONAL BLOCK DIAGRAM
5
OA
1
- OA
5
OB
1
- OB
5
OE
A
IN
A
OE
B
IN
B
MON
5
PIN CONFIGURATION
OA
1
OA
3
OA
4
GND
Q
IN
A
V
CCA
OA
2
GND
A
OA
5
OE
A
1
2
3
4
5
6
7
8
9
OB
3
OB
4
MON
IN
B
V
CCB
OB
1
OB
2
GND
B
OB
5
OE
B
11
12
13
14
15
16
17
18
19
20
10
SOIC/ SSOP/ QSOP
TOP VIEW
FEATURES:
0.5 MICRON CMOS Technology
Guaranteed low skew < 500ps (max.)
Very low duty cycle distortion < 1.0ns (max.)
Very low CMOS power levels
TTL compatible inputs and outputs
Inputs can be driven from 3.3V or 5V components
Two independent output banks with 3-state control
1:5 fanout per bank
"Heartbeat" monitor output
V
CC
= 3.3V ± 0.3V
Available in SSOP, SOIC, and QSOP packages
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICT49FCT3805PYG | 3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805PYGI | 3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805PYI | 3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805Q | 3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805QG | 3.3V CMOS BUFFER/CLOCK DRIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ICT49FCT3805PYG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805PYGI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805PYI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805Q | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS BUFFER/CLOCK DRIVER |
| ICT49FCT3805QG | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:3.3V CMOS BUFFER/CLOCK DRIVER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。