欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: IDT54FCT273ATEB
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 通用總線功能
英文描述: Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 0.12uF; Working Voltage (Vdc)[max]: 100V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 1825; Termination: 100% Tin (Sn); Body Dimensions: 0.180" x 0.250" x 0.080"; Container: Bag; Features: MIL-PRF-55681: R Failure Rate
中文描述: FCT SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, CDFP20
封裝: CERPACK-20
文件頁數: 1/7頁
文件大小: 109K
代理商: IDT54FCT273ATEB
Integrated Device Technology, Inc.
FAST CMOS
OCTAL D FLIP-FLOP
WITH MASTER RESET
IDT54/74FCT273T/AT/CT
DESCRIPTION:
The IDT54/74FCT273T/AT/CT are octal D flip-flops built
using an advanced dual metal CMOS technology. The IDT54/
74FCT273T/AT/CT have eight edge-triggered D-type flip-
flops with individual D inputs and O outputs. The common
buffered Clock (CP) and Master Reset (
MR
) inputs load and
reset (clear) all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D
input, one set-up time before the LOW-to-HIGH clock
transition, is transferred to the corresponding flip-flop’s O
output.
All outputs will be forced LOW independently of Clock or
Data inputs by a LOW voltage level on the
MR
input. The
device is useful for applications where the true output only is
required and the Clock and Master Reset are common to all
storage elements.
PIN CONFIGURATIONS
INDEX
D
1
O
1
O
2
D
2
D
3
D
7
D
6
O
6
O
5
D
5
O
0
D
0
M
V
C
O
7
O
3
G
C
O
4
D
4
LCC
TOP VIEW
3
2
20 19
1
4
5
6
7
8
18
17
16
15
14
9 10 11 12 13
L20-2
2568 drw 01
2568 drw 02
FUNCTIONAL BLOCK DIAGRAM
D
CP
R
D
Q
D
CP
R
D
Q
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
CP
MR
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
CP
R
D
Q
D
0
D
1
D
2
D
3
D
4
D
5
D
6
D
7
2568 drw 03
MILITARY AND COMMERCIAL TEMPERATURE RANGES
APRIL 1995
1995 Integrated Device Technology, Inc.
6.10
DSC-4209/3
1
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
Std., A, and C speed grades
Low input and output leakage
1
μ
A (max.)
CMOS power levels
True TTL input and output compatibility
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
High drive outputs (-15mA I
OH
, 48mA I
OL
)
Meets or exceeds JEDEC standard 18 specifications
Product available in Radiation Tolerant and Radiation
Enhanced versions
Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
Available in DIP, SOIC, QSOP, CERPACK and LCC
packages
MR
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
O
7
D
7
D
6
O
6
O
5
D
5
D
4
O
4
CP
V
CC
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
DIP/SOIC/QSOP/CERPACK
TOP VIEW
P20-1
D20-1
SO20-2
SO20-8
&
E20-1
相關PDF資料
PDF描述
IDT54FCT273ATL FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
IDT54FCT273ATLB FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
IDT54FCT273ATP FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
IDT54FCT273ATPB FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
IDT54FCT273ATQ FAST CMOS OCTAL D FLIP-FLOP WITH MASTER RESET
相關代理商/技術參數
參數描述
IDT54FCT273DB 制造商:Integrated Device Technology Inc 功能描述:
IDT54FCT273TDB 制造商:Integrated Device Technology Inc 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin CDIP
IDT54FCT273TLB 制造商:Integrated Device Technology Inc 功能描述:Flip Flop D-Type Bus Interface Pos-Edge 1-Element 20-Pin LCC
IDT54FCT299ADB 制造商:Integrated Device Technology Inc 功能描述:
IDT54FCT299DB 制造商:Integrated Device Technology Inc 功能描述:Shift Register, 20 Pin, Ceramic, DIP
主站蜘蛛池模板: 林口县| 兴宁市| 泰顺县| 格尔木市| 洞口县| 元江| 霸州市| 山阴县| 宜兰市| 板桥市| 郸城县| 黑河市| 瓮安县| 漳州市| 敦煌市| 勐海县| 兰溪市| 斗六市| 金溪县| 咸阳市| 大余县| 汕尾市| 瑞丽市| 昌图县| 台前县| 隆回县| 博白县| 太白县| 同心县| 长寿区| 洛隆县| 会泽县| 乌鲁木齐市| 武城县| 寿宁县| 东至县| 花莲市| 固镇县| SHOW| 华容县| 普兰店市|