- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377211 > IDT54FCT646TEB (INTEGRATED DEVICE TECHNOLOGY INC) CAP 0.27UF 50V 10% X7R SMD-1210 TR-7-PL SN-NIBAR PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT54FCT646TEB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 通用總線功能 |
| 英文描述： | CAP 0.27UF 50V 10% X7R SMD-1210 TR-7-PL SN-NIBAR |
| 中文描述： | FCT SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, CDFP24 |
| 封裝： | CERPACK-24 |
| 文件頁數(shù)： | 1/8頁 |
| 文件大小： | 91K |
| 代理商： | IDT54FCT646TEB |
Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
MAY 1992
1992 Integrated Device Technology, Inc.
7.18
DSC-4626/2
1
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a registered trademark of National Semiconductor Co.
IDT54/74FCT646
IDT54/74FCT646A
IDT54/74FCT646C
FEATURES:
IDT54/74FCT646 equivalent to FAST
speed;
IDT54/74FCT646A 30% faster than FAST
IDT54/74FCT646C 40% faster than FAST
Independent registers for A and B buses
Multiplexed real-time and stored data
I
OL
= 64mA (commercial) and 48mA (military)
CMOS power levels (1mW typical static)
TTL input and output level compatible
CMOS output level compatible
Available in 24-pin (300 mil) CERDIP, plastic DIP, SOIC,
CERPACK and 28-pin LCC
Product available in Radiation Tolerant and Radiation
Enhanced Versions
Military product compliant to MIL-STD-883, Class B
DESCRIPTION:
The IDT54/74FCT646/A/C consists of a bus transceiver
with 3-state D-type flip-flops and control circuitry arranged for
multiplexed transmission of data directly from the data bus or
from the internal storage registers.
The IDT54/74FCT646/A/C utilizes the enable control (
G
)
and direction (DIR) pins to control the transceiver functions.
SAB and SBA control pins are provided to select either real
time or stored data transfer. The circuitry used for select
control will eliminate the typical decoding glitch that occurs in
a multiplexer during the transition between stored and real-
time data. A LOW input level selects real-time data and a
HIGH selects stored data.
Data on the A or B data bus or both can be stored in the
internal D flip flops by LOW-to-HIGH transitions at the
appropriate clock pins (CPAB or CPBA) regardless of the
select or enable control pins.
FAST CMOS OCTAL
TRANSCEIVER/REGISTER
FUNCTIONAL BLOCK DIAGRAM
2536 drw 01
1D
C
1
A REG
A
1
1D
C
1
B REG
B
1
TO 7 OTHER CHANNELS
1 OF 8 CHANNELS
SAB
CPBA
CPAB
SBA
DIR
G
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT54FCT646TL | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| IDT54FCT646TLB | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| IDT54FCT646TP | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| IDT54FCT646TPB | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
| IDT54FCT646TPG | FAST CMOS OCTAL TRANSCEIVER/ REGISTERS (3-STATE) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT54FCT648ATLM | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821ADB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821BDB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821HATEB | 制造商:Integrated Device Technology Inc 功能描述: |
| IDT54FCT821HCTEB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。