欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: IDT59910A-2SO
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘及定時
英文描述: LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
中文描述: PLL BASED CLOCK DRIVER, 8 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PDSO24
封裝: 0.300 INCH, SOIC-24
文件頁數: 1/6頁
文件大小: 52K
代理商: IDT59910A-2SO
1
COMMERCIAL AND INDUSTRIAL TEMPERATURE RANGES
IDT59910A
LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
S EPT EMBER 2001
2001 Integrated Device Technology, Inc.
DSC 5845/1
c
COMMERCIAL AND INDUS T RIAL T EMPERAT URE RANGES
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
Eight zero delay outputs
Selectable positive or negative edge synchronization
Synchronous output enable
Output frequency: 15MHz to 100MHz
TTL outputs
3 skew grades:
IDT59910A-2: t
SKEW0
<250ps
IDT59910A-5: t
SKEW0
<500ps
IDT59910A-7: t
SKEW0
<750ps
3-level inputs for PLL range control
PLL bypass for DC testing
External feedback, internal loop filter
46mA I
OL
high drive outputs
Low Jitter: <200ps peak-to-peak
Outputs drive 50
terminated lines
Pin-compatible with Cypress CY7B9910
Available in SOIC package
FUNCTIONAL BLOCK DIAGRAM
GND/sOE
Q
0
Q
1
REF
FS
PLL
FB
V
CCQ
/PE
Q
2
Q
3
Q
4
Q
5
Q
6
Q
7
IDT59910A
LOW SKEW
PLL CLOCK DRIVER
TURBOCLOCK JR.
DESCRIPTION:
The IDT59910A is a high fanout phase lock loop clock driver in-
tended for high performance computing and data-communications appli-
cations. The IDT59910A has eight zero delay TTL outputs.
The IDT59910A maintains Cypress CY7B9910 compatibility while pro-
viding two additional features: Synchronous Output Enable (GND/
sOE
),
and Positive/Negative Edge Synchronization (V
CCQ
/PE). When the GND/
sOE
pin is held low, all the outputs are synchronously enabled (CY7B9910
compatibility). However, if GND/
sOE
is held high, all the outputs except
Q2 and Q3 are synchronously disabled.
Furthermore, when the V
CCQ
/PE is held high, all the outputs are syn-
chronized with the positive edge of the REF clock input (CY7B9910
compatibility). When V
CCQ
/PE is held low, all the outputs are synchro-
nized with the negative edge of REF.
The FB signal is compared with the input REF signal at the phase
detector in order to drive the VCO. Phase differences cause the VCO of
the PLL to adjust upwards or downwards accordingly.
An internal loop filter moderates the response of the VCO to the
phase detector. The loop filter transfer function has been chosen to
provide mnimal jitter (or frequency variation) while still providing accu-
rate responses to input frequency changes.
相關PDF資料
PDF描述
IDT59910A-5SO LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
IDT59910A-7SOI LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
IDT59910A-5SOI Scan Test Devices With 18-Bit Bus Transceivers 56-SSOP -40 to 85
IDT59910A-7SO Scan Test Devices With 18-Bit Universal Bus Transceiver 64-LQFP -40 to 85
IDT59910A-2SOI LOW SKEW PLL CLOCK DRIVER TURBOCLOCK JR.
相關代理商/技術參數
參數描述
IDT5991A-2J 制造商:Integrated Device Technology Inc 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER, 32 Pin, Plastic, PLCC
IDT5991A-2JG 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:TurboClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5991A-2JG8 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:TurboClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5991A-5JGI 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:TurboClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5991A-5JGI8 功能描述:IC CLK DVR PLL FANOUT 32-PLCC RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:TurboClock™ 標準包裝:1,000 系列:- 類型:時鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數:- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應商設備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
主站蜘蛛池模板: 六盘水市| 台前县| 井冈山市| 定西市| 湘潭市| 凌云县| 长治县| 禄丰县| 施甸县| 平利县| 酒泉市| 读书| 安阳市| 丹江口市| 通州区| 连平县| 喀什市| 丰镇市| 白银市| 泽普县| 黑水县| 玛多县| 宁夏| 东乡县| 饶阳县| 惠东县| 富宁县| 秦安县| 双流县| 天镇县| 安图县| 应用必备| 昆山市| 宝坻区| 康乐县| 麦盖提县| 杭州市| 通许县| 阜南县| 泾川县| 阿瓦提县|