欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: IDT5T9891NLI8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 1/37頁
文件大小: 0K
描述: IC CLK DRIVER 2.5V PLL 68-VFQFPN
產(chǎn)品變化通告: Product Discontinuation 05/Jan/2011
標(biāo)準(zhǔn)包裝: 2,500
類型: PLL 時(shí)鐘驅(qū)動器
PLL: 帶旁路
輸入: eHSTL,HSTL,LVPECL,LVTTL
輸出: eHSTL,HSTL,LVTTL
電路數(shù): 1
比率 - 輸入:輸出: 2:10
差分 - 輸入:輸出: 是/是
頻率 - 最大: 250MHz
除法器/乘法器: 是/無
電源電壓: 2.3 V ~ 2.7 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 68-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 68-VFQFPN(10x10)
包裝: 帶卷 (TR)
其它名稱: 5T9891NLI8
1
INDUSTRIALTEMPERATURERANGE
IDT5T9891
EEPROMPROGRAMMABLE2.5VPROGRAMMABLESKEWPLLDIFFERENTIAL
NOVEMBER 2004
2004
Integrated Device Technology, Inc.
DSC - 6505/19
c
INDUSTRIAL TEMPERATURE RANGE
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FEATURES:
2.5 VDD
6 pairs of programmable skew outputs
Low skew: 100ps all outputs at same interface level, 250ps all
outputs at different interface levels
Selectable positive or negative edge synchronization
Tolerant of spread spectrum input clock
Synchronous output enable
Selectable inputs
Input frequency: 4.17MHz to 250MHz
Output frequency: 12.5MHz to 250MHz
Internal non-volatile EEPROM
JTAG or I2C bus serial interface for programming
Hot insertable and over-voltage tolerant inputs
Feedback divide selection with multiply ratios of (1-6, 8, 10, 12)
Selectable HSTL, eHSTL, 1.8V/2.5V LVTTL, or LVEPECL input
interface
Selectable HSTL, eHSTL, or 1.8V/2.5V LVTTL output interface for
each output bank
Selectable differential or single-ended inputs and six differen-
tial outputs
PLL bypass for DC testing
External differential feedback, internal loop filter
Low Jitter: <75ps cycle-to-cycle, all outputs at same interface
level: <100ps cycle-to-cycle all outputs at different interface
levels
Power-down mode
Lock indicator
Available in VFQFPN package
IDT5T9891
EEPROM PROGRAMMABLE 2.5V
PROGRAMMABLE SKEW PLL
DIFFERENTIAL CLOCK DRIVER
DESCRIPTION:
The IDT5T9891 is a 2.5V PLL differential clock driver intended for high
performance computing and data-communications applications. A key
feature of the programmable skew is the ability of outputs to lead or lag the
REF input signal. The IDT5T9891 has six differential programmable skew
outputs in six banks, including a dedicated differential feedback through the
use of JTAG or I2C programming. The redundant input capability allows
for a smooth change over to a secondary clock source when the primary
clock source is absent.
The clock driver can be configured through the use of JTAG/I2C program-
ming. An internal EEPROM will allow the user to save and restore the
configuration of the device.
The feedback bank allows divide-by-functionality from 1 to 12 through
the use of JTAG or I2C programming. This provides the user with frequency
multiplication 1 to 12 without using divided outputs for feedback. Each output
bank also allows for a divide-by functionality of 2 or 4.
The IDT5T9891 features a user-selectable, single-ended or differential
input to six differential outputs. The differential clock driver also acts as a
translator from a differential HSTL, eHSTL, 1.8V/2.5V LVTTL, LVEPECL, or
single-ended 1.8V/2.5V LVTTL input to HSTL, eHSTL, or 1.8V/2.5V LVTTL
outputs. Each output bank can be individually configured to be either HSTL,
eHSTL,2.5VLVTTL,or1.8VLVTTL,includingthefeedbackbank. Also,each
clock input can be individually configured to accept 2.5V LVTTL, 1.8V LVTTL,
ordifferentialsignals. Theoutputscanbesynchronouslyenabled/disabled.The
differential outputs can be synchronously enabled/disabled.
Furthermore, all the outputs can be synchronized with the positive edge
of the REF clock input or the negative edge of REF.
相關(guān)PDF資料
PDF描述
IDT5V2305NRGI8 IC CLK BUFF 1:5 200MHZ 16-VFQFPN
IDT5V2310NRGI8 IC CLK BUFF 1:10 200MHZ 20VFQFPN
IDT5V49EE501NLGI IC CLOCK GEN PLL 500MHZ 24QFN
IDT5V49EE502NLGI8 IC PLL CLK GEN 200MHZ 24VQFN
IDT5V49EE702NDGI8 IC PLL CLK GEN 200MHZ 28VQFN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDT5T989X-982X-M1 功能描述:KIT FOR 5T989X-982X RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信,線路接口單元(LIU) 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板,電源,線纜,CD 其它名稱:82EBV2081
IDT5T9950APFGI 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5T9950APFGI8 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
IDT5T9950PFGI 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
IDT5T9950PFGI8 功能描述:IC CLK BUFFER/DVR 1:10 32TQFP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:TurboClock™ II JR 標(biāo)準(zhǔn)包裝:1,000 系列:- 類型:時(shí)鐘/頻率合成器,扇出分配 PLL:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 除法器/乘法器:- 電源電壓:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:56-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:56-VFQFP-EP(8x8) 包裝:帶卷 (TR) 其它名稱:844S012AKI-01LFT
主站蜘蛛池模板: 清苑县| 丰城市| 郴州市| 吴旗县| 碌曲县| 新昌县| 莱阳市| 安西县| 绥宁县| 沭阳县| 依兰县| 务川| 南川市| 镇康县| 阳西县| 邵东县| 综艺| 林州市| 隆昌县| 乌拉特中旗| 新邵县| 定结县| 隆林| 长丰县| 钟山县| 乌鲁木齐市| 宜良县| 长武县| 三原县| 泾阳县| 保山市| 卢湾区| 浮梁县| 寿宁县| 福清市| 霸州市| 兰州市| 泰顺县| 玉门市| 闽侯县| 丽江市|