- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377291 > IDT71215S8PF (INTEGRATED DEVICE TECHNOLOGY INC) BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For the PentiumO Processor PDF資料下載
參數(shù)資料
| 型號(hào)： | IDT71215S8PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For the PentiumO Processor |
| 中文描述： | 16K X 15 CACHE TAG SRAM, 8 ns, PQFP80 |
| 封裝： | PLASTIC, TQFP-80 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大小： | 155K |
| 代理商： | IDT71215S8PF |
Integrated Device Technology, Inc.
COMMERCIAL TEMPERATURE RANGE
AUGUST 1996
1996 Integrated Device Technology, Inc.
DSC-3075/3
1
14.3
IDT71215
BiCMOS StaticRAM
240K (16K x 15-BIT)
CACHE-TAG RAM
For the Pentium
Processor
CLK
BRDYH
BRDYOE
System Clock
BRDY
Force High
BRDY
Output Enable
Additional
BRDY
Input
Burst Ready
Tag Data Input/Outputs
Valid Bit / S
1
Bit Output
Dirty Bit / S
2
Bit Output
Write Through Bit / S
3
Bit Output
Match
+5V Power
Output Buffer Power
Ground
Input
Input
Input
Input
Output
I/O
Output
Output
Output
Output
Pwr
QPwr
Gnd
BRDYIN
BRDY
TAG
0
– TAG
11
VLD
OUT
/ S
1OUT
DTY
OUT
/ S
2OUT
WT
OUT
/ S
3OUT
MATCH
V
CC
V
CCQ
V
SS
3075 tbl 01
FEATURES:
16K x 15 Configuration
– 12 TAG Bits
– 3 Separate I/O Status Bits (Valid, Dirty, Write Through)
Match output uses Valid bit to qualify MATCH output
High-Speed Address-to-Match comparison times
– 8/9/10/12ns over commercial temperature range
BRDY
circuitry included inside the Cache-Tag for highest
speed operation
Asynchronous Read/Match operation with Synchronous
Write and Reset operation
Separate
WE
for the TAG bits and the Status bits
Separate
OE
for the TAG bits, the Status bits, and
BRDY
Synchronous
RESET
pin for invalidation of all Tag entries
Dual Chip selects for easy depth expansion with no
performance degredation
I/O pins both 5V TTL and 3.3V LVTTL compatible with
V
CCQ
pins
PWRDN
pin to place device in low-power mode
Packaged in a 80-pin Thin Plastic Quad Flat Pack
(TQFP)
DESCRIPTION:
The IDT71215 is a 245,760-bit Cache Tag StaticRAM,
organized 16K x 15 and designed to support the Pentium and
other Intel processors at bus speeds up to 66MHz. There are
twelve common I/O TAG bits, with the remaining three bits
used as status bits. A 12-bit comparator is on-chip to allow fast
comparison of the twelve stored TAG bits and the current Tag
input data. An active HIGH MATCH output is generated when
these two groups of data are the same for a given address.
This high-speed MATCH signal, with t
ADM
as fast as 8ns,
provides the fastest possible enabling of secondary cache
accesses.
The three separate I/O status bits (VLD, DTY, and WT) can
be configured for either dedicated or generic functionality,
depending on the SFUNC input pin. With SFUNC LOW, the
status bits are defined and used internally by the device,
allowing easier determination of the validity and use of the
given Tag data. SFUNC HIGH releases the defined internal
status bit usage and control, allowing the user to configure the
status bit information to fit his system needs. A synchronous
RESET
pin, when held LOW at a rising clock edge, will reset
all status bits in the array for easy invalidation of all Tag
addresses.
The IDT71215 also provides the option for Burst Ready
(
BRDY
) generation within the cache tag itself, based upon
MATCH, VLD bit, WT bit, and external inputs provided by the
user. This can significantly simplify cache controller logic and
minimize cache decision time. Match and Read operations
are both asynchronous in order to provide the fastest access
times possible, while Write operations are synchronous for
ease of system timing.
The IDT71215 uses a 5V power supply on Vcc with sepa-
rate V
CCQ
pins provided for the outputs to offer compliance
with both 5.0V TTL and 3.3V LVTTL Logic levels. The
PWRDN
pin offers a low-power standby mode to reduce power con-
sumption by 90%, providing significant system power sav-
ings.
The IDT71215 is fabricated using IDT's high-performance,
high-reliability BiCMOS technology and is offered in a space-
saving 80-pin Thin Plastic Quad Flat Pack (TQFP) package.
PIN DESCRIPTIONS
A
0
– A
13
CS1
, CS2
WET
Address Inputs
Chip Selects
Write Enable - Tag Bits
Write Enable - Status Bits
Output Enable - Tag Bits
Output Enable - Status Bits
Status Bit Reset
Powerdown Mode Control Pin
Status Bit Function Control Pin
Write/Read Input from Processor
Valid Bit / S
1
Bit Input
Dirty Bit / S
2
Bit Input
Write Through Bit / S
3
Bit Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
WES
OET
OES
RESET
PWRDN
SFUNC
W/
R
VLD
IN
/ S
1IN
DTY
IN
/ S
2IN
WT
IN
/ S
3IN
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
Pentium is a trademark of Intel Corporation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT71215S10PF | BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For the PentiumO Processor |
| IDT71215S12PF | BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For the PentiumO Processor |
| IDT71215 | BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For the PentiumO Processor |
| IDT71216S9PF | BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For PowerPCO and RISC Processors |
| IDT71216S8PF | BiCMOS StaticRAM 240K (16K x 15-BIT) CACHE-TAG RAM For PowerPCO and RISC Processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT71256L100DB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 256KBIT 100NS 28CDIP |
| IDT71256L100TDB | 制造商:Integrated Device Technology Inc 功能描述:IC SRAM 256KBIT 100NS 28CDIP |
| IDT71256L20Y | 功能描述:IC SRAM 256KBIT 20NS 28SOJ RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| IDT71256L20Y8 | 功能描述:IC SRAM 256KBIT 20NS 28SOJ RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 產(chǎn)品變化通告:Product Discontinuation 26/Apr/2010 標(biāo)準(zhǔn)包裝:136 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 同步，DDR II 存儲(chǔ)容量:18M（1M x 18） 速度:200MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.9 V 工作溫度:0°C ~ 70°C 封裝/外殼:165-TBGA 供應(yīng)商設(shè)備封裝:165-CABGA（13x15） 包裝:托盤 其它名稱:71P71804S200BQ |
| IDT71256L20YG | 功能描述:IC SRAM 256KBIT 20NS 28SOJ RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:閃存 - NAND 存儲(chǔ)容量:4G（256M x 16） 速度:- 接口:并聯(lián) 電源電壓:2.7 V ~ 3.6 V 工作溫度:0°C ~ 70°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP I 包裝:Digi-Reel® 其它名稱:557-1461-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。