- 您現在的位置：買賣IC網 > PDF目錄353731 > IDT71V2576S133BQI (INTEGRATED DEVICE TECHNOLOGY INC) RECTIFIER FAST-RECOVERY SINGLE 1A 200V 30A-ifsm 1V-vf 50ns 5uA-ir DO-41 5K/AMMO PDF資料下載
參數資料
| 型號： | IDT71V2576S133BQI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | DRAM |
| 英文描述： | RECTIFIER FAST-RECOVERY SINGLE 1A 200V 30A-ifsm 1V-vf 50ns 5uA-ir DO-41 5K/AMMO |
| 中文描述： | 128K X 36 CACHE SRAM, 4.2 ns, PBGA165 |
| 封裝： | FBGA-165 |
| 文件頁數： | 1/22頁 |
| 文件大小： | 282K |
| 代理商： | IDT71V2576S133BQI |
JUNE 2003
DSC-4876/09
1
2003 Integrated Device Technology, Inc.
Features
x
128K x 36, 256K x 18 memory configurations
x
Supports high system speed:
Commercial and Industrial:
– 150MHz 3.8ns clock access time
– 133MHz 4.2ns clock access time
x
LBO input selects interleaved or linear burst mode
x
Self-timed write cycle with global write control (
GW),bytewrite
enable (
BWE), and byte writes (BWx)
x
3.3V core power supply
x
Power down controlled by ZZ input
x
2.5V I/O
x
Optional - Boundary Scan JTAG Interface (IEEE 1149.1
compliant)
x
Packaged in a JEDEC Standard 100-pin plastic thin quad
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball
grid array (fBGA)
Description
The IDT71V2576/78 are high-speed SRAMs organized as 128K x
36/256K x 18. The IDT71V2576/78 SRAMs contain write, data, address
and control registers. Internal logic allows the SRAM to generate a self-
timedwritebaseduponadecisionwhichcanbeleftuntiltheendofthewrite
cycle.
The burst mode feature offers the highest level of performance to the
system designer, as the IDT71V2576/78 can provide four cycles of data
for a single address presented to the SRAM. An internal burst address
counter accepts the first cycle address from the processor, initiating the
access sequence. The first cycle of output data will be pipelined for one
cycle before it is available on the next rising clock edge. If burst mode
operationisselected(
ADV=LOW),thesubsequentthreecyclesofoutput
data will be available to the user on the next three rising clock edges. The
order of these three addresses are defined by the internal burst counter
and the
LBO input pin.
The IDT71V2576/78 SRAMs utilize IDT’s latest high-performance
CMOS process and are packaged in a JEDEC standard 14mm x 20mm
100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array
(BGA) and 165 fine pitch ball grid array (fBGA).
Pin Description Summary
NOTE:
1.
BW3 and BW4 are not applicable for the IDT71V2578.
A0-A17
Address Inputs
Input
Synchronous
CE
Chip Enable
Input
Synchronous
CS0,
CS1
Chip Selects
Input
Synchronous
OE
Output Enable
Input
Asynchronous
GW
Global Write Enable
Input
Synchronous
BWE
Byte Write Enable
Input
Synchronous
BW1, BW2, BW3, BW4(1)
Individual Byte Write Selects
Input
Synchronous
CLK
Clock
Input
N/A
ADV
Burst Address Advance
Input
Synchronous
ADSC
Address Status (Cache Controller)
Input
Synchronous
ADSP
Address Status (Processor)
Input
Synchronous
LBO
Linear / Interleaved Burst Order
Input
DC
TMS
Test Mode Select
Input
Synchronous
TDI
Test Data Input
Input
Synchronous
TCK
Test Clock
Input
N/A
TDO
Test Data Output
Output
Synchronous
TRST
JTAG Reset (Optional)
Input
Asynchronous
ZZ
Sleep Mode
Input
Asynchronous
I/O0-I/O31, I/OP1-I/OP4
Data Input / Output
I/O
Synchronous
VDD, VDDQ
Core Power, I/O Power
Supply
N/A
VSS
Ground
Supply
N/A
4876 tbl 01
128K X 36, 256K X 18
3.3V Synchronous SRAMs
2.5V I/O, Pipelined Outputs,
Burst Counter, Single Cycle Deselect
IDT71V2576S
IDT71V2578S
IDT71V2576SA
IDT71V2578SA
相關PDF資料 |
PDF描述 |
|---|---|
| IDT72V83L20PA | 3.3 Volt CMOS DUAL ASYNCHRONOUS FIFO DUAL 512 x 9, DUAL 1,024 x 9 DUAL 2,048 x 9, DUAL 4,096 X 9 |
| IDT71V67703S75PF | 256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect |
| IDT71V67903S75PF | 256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect |
| IDT71V67703S75PFI | 256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect |
| IDT71V67903S75PFI | 256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Flow-Through Outputs, Single Cycle Deselect |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IDT71V2576S133PF | 功能描述:IC SRAM 4MBIT 133MHZ 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產品變化通告:Product Discontinuation 05/Nov/2008 標準包裝:84 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 ZBT 存儲容量:4.5M（128K x 36） 速度:75ns 接口:并聯 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應商設備封裝:119-PBGA（14x22） 包裝:托盤 其它名稱:71V3557SA75BGI |
| IDT71V2576S133PF8 | 功能描述:IC SRAM 4MBIT 133MHZ 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產品變化通告:Product Discontinuation 05/Nov/2008 標準包裝:84 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 ZBT 存儲容量:4.5M（128K x 36） 速度:75ns 接口:并聯 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應商設備封裝:119-PBGA（14x22） 包裝:托盤 其它名稱:71V3557SA75BGI |
| IDT71V2576S133PFG | 功能描述:IC SRAM 4MBIT 133MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:4.5M（256K x 18） 速度:133MHz 接口:并聯 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x20） 包裝:托盤 |
| IDT71V2576S133PFG8 | 功能描述:IC SRAM 4MBIT 133MHZ 100TQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:4.5M（256K x 18） 速度:133MHz 接口:并聯 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 封裝/外殼:100-LQFP 供應商設備封裝:100-TQFP（14x20） 包裝:托盤 |
| IDT71V2576S133PFI | 功能描述:IC SRAM 4MBIT 133MHZ 100TQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 產品變化通告:Product Discontinuation 05/Nov/2008 標準包裝:84 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 ZBT 存儲容量:4.5M（128K x 36） 速度:75ns 接口:并聯 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:119-BGA 供應商設備封裝:119-PBGA（14x22） 包裝:托盤 其它名稱:71V3557SA75BGI |
發布緊急采購，3分鐘左右您將得到回復。