- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377422 > IDT72831 (Integrated Device Technology, Inc.) DUAL CMOS SyncFIFO PDF資料下載
參數(shù)資料
| 型號： | IDT72831 |
| 廠商： | Integrated Device Technology, Inc. |
| 英文描述： | DUAL CMOS SyncFIFO |
| 中文描述： | 雙通道CMOS SyncFIFO |
| 文件頁數(shù)： | 1/21頁 |
| 文件大小： | 228K |
| 代理商： | IDT72831 |
COMMERCIAL TEMPERATURE RANGE
NOVEMBER 1996
1996 Integrated Device Technology, Inc
DSC-3034/1
Integrated Device Technology, Inc.
DUAL CMOS SyncFIFO
IDT72801
IDT72811
IDT72821
IDT72831
IDT72841
FEATURES:
The 72801 is equivalent to two 72201 256 x 9 FIFOs
The 72811 is equivalent to two 72211 512 x 9 FIFOs
The 72821 is equivalent to two 72221 1024 x 9 FIFOs
The 72831 is equivalent to two 72231 2048 x 9 FIFOs
The 72841 is equivalent to two 72241 4096 x 9 FIFOs
Offers optimal combination of large capacity, high speed,
design flexibility and small footprint
Ideal for prioritization, bidirectional, and width expansion
applications
15 ns read/write cycle time FOR THE 72801/72811
20 ns read/write cycle time FOR THE 72821/72831/72841
Separate control lines and data lines for each FIFO
Separate empty, full, programmable almost-empty and
almost-full flags for each FIFO
Enable puts output data lines in high-impedance state
Space-saving 64-pin Thin Quad Flat Pack (TQFP)
Industrial temperature range (-40
O
C to +85
O
C) is avail-
able, tested to military electrical specifications
DESCRIPTION:
72801/72811/72821/72831/72841 are dual synchronous
(clocked) FIFOs. The device is functionally equivalent to two
72201/72211/72221/72231/72241 FIFOs in a single package
with all associated control, data, and flag lines assigned to
separate pins.
Each of the two FIFOs (designated FIFO A and FIFO B)
contained in the 72801/72811/72821/72831/72841 has a 9-
bit input data port (DA0 - DA8), DB0 - DB8) and a 9-bit output
data port (QA0 - QA8, QB0 - QB8). Each input port is
controlled by a free-running clock(WCLKA, WCLKB), and two
write enable pins (
WENA1
, WENA2,
WENB1
, WENB2). Data
is written into each of the two arrays on every rising clock edge
of the write clock (WCLKA WCLKB) when the appropriate
write enable pins are asserted.
The output port of each FIFO bank is controlled by its
associated clock pin (RCLKA, RCLKB) and two read enable
pins (
RENA1
,
RENA2
,
RENB1
,
RENB2
). The read clock can
be tied to the write clock for single clock operation or the two
clocks can run asynchronous of one another for dual clock
operation. An output enable pin (
OEA
,
OEB
) is provided on the
read port of each FIFO for three-state output control .
Each of the two FIFOs has two fixed flags, empty (
EFA
,
EFB
)
and full (
FFA
,
FFB
). Two programmable flags, almost-empty
(
PAEA
,
PAEB
) and almost-full (
PAFA
,
PAFB
), are provided for
PIN CONFIGURATION
QA
1
QA
2
QA
3
QA
4
QA
5
QA
6
QA
7
QA
8
V
CC
WENA
2
/
LDA
WCLKA
WENA
1
RSA
DA
8
DA
7
DA
6
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
QB0
FFB
EFB
OEB
RENB
2
RCLKB
RENB
1
GND
V
CC
PAEB
PAFB
DB
0
DB
1
DB
2
DB
3
DB
4
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
6
6
6
6
6
5
5
5
5
5
5
5
5
5
5
4
1
1
1
2
2
2
2
2
2
2
2
2
2
3
3
3
PN64-1
Q
0
F
E
O
R
2
R
R
1
G
Q
8
Q
7
Q
6
Q
5
Q
4
Q
3
Q
2
Q
1
D
5
D
4
D
3
D
2
D
1
D
0
P
P
W
2
/
L
W
W
1
R
D
8
D
7
D
6
D
5
3034 drw 01
TQFP,
TOP VIEW
SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
5.15
1
For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT72815LB | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72815LB10PF | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72815LB10PFI | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72815LB15BG | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
| IDT72815LB15BGI | CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDT72831L10PF | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L10PF8 | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L10PFG | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L10PFG8 | 功能描述:IC FIFO SYNC DUAL 2048X9 64-TQFP RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
| IDT72831L10TF | 功能描述:IC FIFO SYNC DUAL 2048X9 64QFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:7200 標準包裝:90 系列:7200 功能:同步 存儲容量:288K（16K x 18） 數(shù)據(jù)速率:100MHz 訪問時間:10ns 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:64-LQFP 供應(yīng)商設(shè)備封裝:64-TQFP（14x14） 包裝:托盤 其它名稱:72271LA10PF |
發(fā)布緊急采購，3分鐘左右您將得到回復。