欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: IDT74FCT833BSO
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 通用總線功能
英文描述: FAST CMOS PARITY BUS TRANSCEIVER
中文描述: FCT SERIES, 8-BIT TRANSCEIVER, TRUE OUTPUT, PDSO24
封裝: SOIC-24
文件頁數: 1/8頁
文件大小: 71K
代理商: IDT74FCT833BSO
Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
MAY 1992
1992 Integrated Device Technology, Inc.
7.21
DSC-4621/2
1
FAST CMOS
PARITY BUS
TRANSCEIVER
FEATURES:
Equivalent to AMD’s Am29833 bipolar parity bus
transceiver in pinout/function, speed and output drive
over full temperature and voltage supply extremes
High-speed bidirectional bus transceiver for processor-
organized devices
IDT54/74FCT833A equivalent to Am29833A speed and
output drive
IDT54/74FCT833B 30% faster than Am29833A
Buffered direction and three-state controls
Error flag with open-drain output
I
OL
= 48mA (commercial) and 32mA (military)
TTL input and output level compatible
CMOS output level compatible
Substantially lower input current levels than AMD’s
bipolar Am29800 series (5
μ
A max.)
Available in plastic DIP, CERDIP, LCC and SOIC
Product available in Radiation Tolerant and Radiation
Enhanced versions
Military product compliant to MIL-STD-883, Class B
DESCRIPTION:
The IDT54/74FCT833s are high-performance bus
transceivers designed for two-way communications. They
each contain an 8-bit data path from the R (port) to the T (port),
an 8-bit data path from the T (port) to the R (port), and a 9-bit
parity checker/generator. The error flag can be clocked and
stored in a register and read at the
ERR
output. The clear
(
CLR
) input is used to clear the error flag register.
The output enables
OE
T
and
OE
R
are used to force the
port outputs to the high-impedance state so that the device
can drive bus lines directly. In addition,
OE
R
and
OE
T
can be
used to force a parity error by enabling both lines
simultaneously. This transmission of inverted parity gives the
designer more system diagnostic capability. The devices are
specified at 48mA and 32mA output sink current over the
commercial and military temperature ranges, respectively.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FUNCTIONAL BLOCK DIAGRAM
OE
T
S
MUX
OE
R
9-BIT
PARITY TREE
9
8
R
I
8
8
T
D
CLR
CP
Q
Q
PARITY
CLK
CLR
ERR
2557 drw 01
P
8
I
IDT54/74FCT833A
IDT54/74FCT833B
相關PDF資料
PDF描述
IDT54FCT833BSOB FAST CMOS PARITY BUS TRANSCEIVER
IDT74FCT833BSOB RP Series - Econoline Unregulated DC-DC Converters; Input Voltage (Vdc): 09V; Output Voltage (Vdc): 24V; Power: 1W; Pot-Core Transformer - separated windings; High 5.2kVDC Isolation in compact size; Optional Continuous Short Circuit Protected; Pin Compatible with RH & RK Series; Approved for Medical Applications; UL and EN Safety Approvals; Efficiency to 82%
IDT54FCT833BL FAST CMOS PARITY BUS TRANSCEIVER
IDT54FCT833BP FAST CMOS PARITY BUS TRANSCEIVER
IDT54FCT833BSO FAST CMOS PARITY BUS TRANSCEIVER
相關代理商/技術參數
參數描述
IDT74FCT841AP 制造商:Integrated Device Technology Inc 功能描述:
IDT74FCT841ATSO 制造商:Integrated Device Technology Inc 功能描述:
IDT74FCT841BP 制造商:Integrated Device Technology Inc 功能描述:
IDT74FCT841BTSO 制造商:Integrated Device Technology Inc 功能描述:
IDT74FCT841HAP 制造商:Rochester Electronics LLC 功能描述:- Bulk
主站蜘蛛池模板: 彭山县| 深州市| 周口市| 嘉义市| 卢氏县| 乐亭县| 抚远县| 七台河市| 东阳市| 宁夏| 玛沁县| 奉节县| 德安县| 四平市| 宁南县| 五台县| 定南县| 蒲城县| 教育| 石城县| 巨野县| 翁源县| 甘泉县| 两当县| 普洱| 梅河口市| 开封县| 临泉县| 始兴县| 神农架林区| 吴桥县| 肃宁县| 永胜县| 山阳县| 荥阳市| 专栏| 武宣县| 建宁县| 平乡县| 南丹县| 资溪县|