欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： IS42LS32400A-7BI
英文描述： 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
中文描述： 16Meg × 8，8Meg x16
文件頁(yè)數(shù)： 24/66頁(yè)
文件大小： 556K
代理商： IS42LS32400A-7BI
ISSI
24
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
ADVANCED INFORMATION
Rev. 00A
06/01/02
IS42S81600A, IS42S16800A, IS42S32400A
IS42LS81600A, IS42LS16800A, IS42LS32400A
FUNCTIONAL DESCRIPTION
The 128Mb SDRAMs are quad-bank DRAMs which operate
at 2.5V or 3.3V and include a synchronous interface (all
signals are registered on the positive edge of the clock
signal, CLK). Each of the 16,777,216-bit banks is organized
as 4,096 rows by 256 columns by 16 bits.
Read and write accesses to the SDRAM are burst oriented;
accesses start at a selected location and continue for a
programmed number of locations in a programmed
sequence. Accesses begin with the registration of an AC-
TIVE command which is then followed by a READ or WRITE
command. The address bits registered coincident with the
ACTIVE command are used to select the bank and row to
be accessed
(BA0 and BA1 select the bank, A0-A11 select the row)
.
The address bits
(A0-A7)
registered coincident with the READ
or WRITE command are used to select the starting column
location for the burst access.
Prior to normal operation, the SDRAM must be initialized.
The following sections provide detailed information covering
device initialization, register definition, command
descriptions and device operation.
Initialization
SDRAMs must be powered up and initialized in a
predefined manner.
The 128M SDRAM is initialized after the power is applied to
V
DD
and Vddq (simultaneously) and the clock is stable.
A 200μs delay is required prior to issuing any command
other than a
COMMAND INHIBIT
or a
NOP
. The COMMAND
INHIBIT or NOP may be applied during the 100us period and
should continue at least through the end of the period.
With at least one COMMAND INHIBIT or NOP command
having been applied, a PRECHARGE command should be
applied once the 100μs delay has been satisfied. All banks
must be precharged. This will leave all banks in an idle state
where two
AUTO REFRESH
cycles must be performed. After
the
AUTO REFRESH
cycles are complete, the SRDRAM s then
ready for mode register programming.
The mode register and extended mode registers should be
loaded prior to applying any operational command because
it will power up in an unknown state.
相關(guān)PDF資料
PDF描述
IS42LS32400A-7T 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42LS32400A-7TI 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S32400A-7TLI 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-10T 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S32400A-10T 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS42LS32400A-7T 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42LS32400A-7TI 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42LS81600A 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42LS81600A-10T 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42LS81600A-10TI 制造商:ICSI 制造商全稱(chēng):Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 弥渡县| 建始县| 会理县| 奇台县| 额尔古纳市| 西充县| 垫江县| 西畴县| 侯马市| 廊坊市| 永吉县| 根河市| 温州市| 泰顺县| 磐石市| 阿巴嘎旗| 黑山县| 东兴市| 英超| 富阳市| 惠水县| 明星| 汾西县| 阜阳市| 兰州市| 玉山县| 泰和县| 女性| 古蔺县| 梁平县| 麦盖提县| 榕江县| 泰顺县| 滨州市| 扎鲁特旗| 榕江县| 南开区| 大同市| 治县。| 拜泉县| 绥宁县|