欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: IS42S16800A-6TL
廠商: INTEGRATED SILICON SOLUTION INC
元件分類: DRAM
英文描述: 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
中文描述: 8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
封裝: LEAD FREE, PLASTIC, TSOP2-54
文件頁數(shù): 1/66頁
文件大小: 556K
代理商: IS42S16800A-6TL
Integrated Silicon Solution, Inc. — www.issi.com —
1-800-379-4774
ADVANCED INFORMATION, Rev. 00A
08/01/02
1
Copyright 2002 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any
time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are
advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.
IS42S81600A, IS42LS81600A
IS42S16800A, IS42LS16800A
IS42S32400A, IS42LS32400A
ISSI
FEATURES
Clock frequency: 133 100, MHz
Fully synchronous; all signals referenced to a
positive clock edge
Internal bank for hiding row access/precharge
Power supply
V
DD
IS42LS81600A
2.5V
IS42LS16800A
2.5V
IS42LS32400A
2.5V
IS42S81600A
3.3V
IS42S16800A
3.3V
IS42S32400A
3.3V
LVTTL interface
Programmable burst length
– (1, 2, 4, 8, full page)
Programmable burst sequence:
Sequential/Interleave
Extended Mode Register
Programmable Power Reduction Feature by
partial array activation during Self-Refresh
Auto Refresh (CBR)
Temp. Compensated Self Refresh.
Self Refresh with programmable refresh periods
4096 refresh cycles every 64 ms
Random column address every clock cycle
Programmable
CAS
latency (2, 3 clocks)
Burst read/write and burst read/single write
operations capability
Burst termination by burst stop and precharge
command
Industrial Temperature Availability
V
DDQ
1.8V (2.5V tolerant)
1.8V (2.5V tolerant)
1.8V (2.5V tolerant)
3.3V
3.3V
3.3V
OVERVIEW
ISSI
's 128Mb Synchronous DRAM achieves high-speed
data transfer using pipeline architecture. All inputs and
outputs signals refer to the rising edge of the clock
input.The 128Mb SDARM is organized as follows.
16Meg x 8, 8Meg x16 & 4Meg x 32
128-MBIT SYNCHRONOUS DRAM
ADVANCED INFORMATION
AUGUST 2002
KEY TIMING PARAMETERS
Parameter
-7
-10
Unit
Clk Cycle Time
CAS
Latency = 3
CAS
Latency = 2
7
10
10
10
ns
ns
Clk Frequency
CAS
Latency = 3
CAS
Latency = 2
133
100
100
100
Mhz
Mhz
Access Time from Clock
CAS
Latency = 3
CAS
Latency = 2
5.4
6
7
9
ns
ns
Row to Column Delay Time (t
RCD
)
15
18
ns
Row Precharge Tim (t
RP
)
15
18
ns
IS42LS81600A
IS42S81600A
4M x8x4 Banks
IS42LS16800A
IS42S16800A
2M x16x4 Banks
IS42LS32400A
IS42S32400A
2M x16x4 Banks
54pin TSOPII
54ball FBGA
90ball FBGA
54 pin TSOPII
86pin TSOPII
相關PDF資料
PDF描述
IS42S16800A-7T 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-7TI 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-10TI 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-10TL 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-10TLI 16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
相關代理商/技術參數(shù)
參數(shù)描述
IS42S16800A-7B 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-7BI 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-7BL 制造商:Integrated Silicon Solution Inc 功能描述:
IS42S16800A-7T 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
IS42S16800A-7TI 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:16Meg x 8, 8Meg x16 & 4Meg x 32 128-MBIT SYNCHRONOUS DRAM
主站蜘蛛池模板: 通城县| 肇庆市| 昌平区| 临泉县| 团风县| 通许县| 长泰县| 社旗县| 都昌县| 方山县| 永兴县| 云浮市| 行唐县| 葫芦岛市| 武冈市| 乡宁县| 镇赉县| 义乌市| 阳曲县| 广丰县| 霍林郭勒市| 高平市| 江永县| 秦皇岛市| 惠州市| 晋州市| 樟树市| 那曲县| 海安县| 沂源县| 寻乌县| 锡林郭勒盟| 林口县| 深泽县| 民丰县| 余姚市| 铜陵市| 双柏县| 云南省| 张北县| 益阳市|