- 您現在的位置：買賣IC網 > PDF目錄377556 > IS61C632A (Integrated Silicon Solution, Inc.) 32K x 32 Synchronous Pipelined SRAM(32K x 32同步流水線靜態RAM) PDF資料下載
參數資料
| 型號： | IS61C632A |
| 廠商： | Integrated Silicon Solution, Inc. |
| 英文描述： | 32K x 32 Synchronous Pipelined SRAM(32K x 32同步流水線靜態RAM) |
| 中文描述： | 32K的同步流水線× 32的SRAM（32K的× 32同步流水線靜態內存） |
| 文件頁數： | 1/16頁 |
| 文件大小： | 176K |
| 代理商： | IS61C632A |
ISSI
IS61C632A
IS61C632A
32K x 32 SYNCHRONOUS PIPELINED STATIC RAM
Integrated Silicon Solution, Inc.
SR001-1B
05/18/98
1
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which
may appear in this publication. Copyright 1998, Integrated Silicon Solution, Inc.
FEATURES
Fast access time:
– 4 ns-125 MHZ; 5 ns-100 MHz;
6 ns-83 MHz; 7 ns-75 MHz; 8 ns-66 MHz
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Pentium or linear burst sequence control
using MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
Power-down control by ZZ input
JEDEC 100-Pin TQFP and PQFP package
Single +3.3V power supply
Two Clock enables and one Clock disable to
eliminate multiple bank bus contention.
Control pins mode upon power-up:
– MODE in interleave burst mode
– ZZ in normal operation mode
These control pins can be connected to GND
Q
or V
CCQ
to alter their power-up state
ISSI
DESCRIPTION
The
ISSI
IS61C632A is a high-speed, low-power synchro-
nous static RAM designed to provide a burstable, high-
performance, secondary cache for the i486, Pentium,
680X0, and PowerPC microprocessors. It is organized
as 32,768 words by 32 bits, fabricated with
ISSI
's advanced
CMOS technology. The device integrates a 2-bit burst counter,
high-speed SRAM core, and high-drive capability outputs into
a single monolithic circuit. All synchronous inputs pass through
registers controlled by a positive-edge-triggered single clock
input.
Write cycles are internally self-timed and are initiated by the
rising edge of the clock input. Write cycles can be from one to
four bytes wide as controlled by the write control inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-DQ8,
BW2
controls DQ9-DQ16,
BW3
controls DQ17-DQ24,
BW4
controls DQ25-DQ32, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all bytes
to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller) input
pins. Subsequent burst addresses can be generated inter-
nally by the IS61C632A and controlled by the
ADV
(burst
address advance) input pin.
Asynchronous signals include output enable (
OE
), sleep mode
input (ZZ), clock (CLK) and burst mode input (MODE). A HIGH
input on the ZZ pin puts the SRAM in the power-down state.
When ZZ is pulled LOW (or no connect), the SRAM normally
operates after three cycles of the wake-up period. A LOW
input, i.e., GND
Q
, on MODE pin selects LINEAR Burst. A V
CCQ
(or no connect) on MODE pin selects INTERLEAVED Burst.
MAY 1998
相關PDF資料 |
PDF描述 |
|---|---|
| IS61C6416-15TI | 64K x 16 HIGH-SPEED CMOS STATIC RAM |
| IS61C6416-20K | 64K x 16 HIGH-SPEED CMOS STATIC RAM |
| IS61C6416-20KI | 64K x 16 HIGH-SPEED CMOS STATIC RAM |
| IS61C6416-20T | 64K x 16 HIGH-SPEED CMOS STATIC RAM |
| IS61C6416-20TI | 64K x 16 HIGH-SPEED CMOS STATIC RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| IS61C632A10PQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| IS61C632A-10TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| IS61C632A-12PQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| IS61C632A-12TQ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| IS61C632A-4PQ | 制造商:ICSI 制造商全稱:Integrated Circuit Solution Inc 功能描述:32K x 32 SYNCHRONOUS PIPELINED STATIC RAM |
發布緊急采購，3分鐘左右您將得到回復。