欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: IS61S6432-4.8PQ
英文描述: x32 Fast Synchronous SRAM
中文描述: X32號,快速同步SRAM
文件頁數(shù): 1/16頁
文件大小: 108K
代理商: IS61S6432-4.8PQ
IS61SF25616
IS61SF25618
256K x 16, 256K x 18 SYNCHRONOUS
FLOW-THROUGH STATIC RAM
ISSI
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. Copyright 2001, Integrated Silicon Solution, Inc.
FEATURES
Fast access times: 8 ns, 8.5 ns, 10 ns, and 12 ns
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data inputs
and control signals
Pentium
TM
or linear burst sequence control
using MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
JEDEC 100-Pin TQFP and
119-pin PBGA package
Single +3.3V +10%, –5% power supply
Power-down snooze mode
APRIL 2001
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
8
8
10
100
8.5
8.5
11
90
10
10
15
66
12
12
15
66
Units
ns
ns
MHz
DESCRIPTION
The
ISSI
IS61SF25616 and IS61SF25618 is a high-speed,
low-power synchronous static RAM designed to provide
a burstable, high-performance memory for high speed
networking and communication applications. It is organized
as 262,144 words by 16 bits and 18 bits, fabricated with
ISSI
's advanced CMOS technology. The device integrates
a 2-bit burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally by the IS61SF25616 and controlled by the
ADV
(burst address advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
相關(guān)PDF資料
PDF描述
IS61S6432-4.8PQI x32 Fast Synchronous SRAM
IS61S6432-4.8TQ x32 Fast Synchronous SRAM
IS61S6432-4.8TQI x32 Fast Synchronous SRAM
IS61SF25616-10B x16 Fast Synchronous SRAM
IS61SF25616-10TQ x16 Fast Synchronous SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IS61S64325PQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61S6432-5PQ 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 2M-Bit 64K x 32 5ns 100-Pin PQFP
IS61SF12832-8.5TQ 制造商:Integrated Silicon Solution Inc 功能描述:
IS61SF25618-8.5TQI 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 256K x 18 8.5ns 100-Pin TQFP
IS61SF25618-8.5TQI-TR 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 256K x 18 8.5ns 100-Pin TQFP T/R
主站蜘蛛池模板: 林甸县| 岳普湖县| 巴南区| 张家川| 德清县| 沐川县| 修文县| 什邡市| 黑水县| 宜宾县| 华容县| 扶余县| 荔波县| 仙居县| 石泉县| 博爱县| 东乡族自治县| 澄迈县| 龙井市| 威远县| 南投市| 迁安市| 大庆市| 镶黄旗| 江永县| 晴隆县| 西贡区| 太谷县| 宁武县| 根河市| 澄城县| 莫力| 石阡县| 泸溪县| 乐平市| 定陶县| 明水县| 泊头市| 册亨县| 柳林县| 罗田县|