- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377568 > IS61SP25616-150TQ (INTEGRATED SILICON SOLUTION INC) 256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM PDF資料下載
參數(shù)資料
| 型號： | IS61SP25616-150TQ |
| 廠商： | INTEGRATED SILICON SOLUTION INC |
| 元件分類： | DRAM |
| 英文描述： | 256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM |
| 中文描述： | 256K X 16 CACHE SRAM, 3.8 ns, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 120K |
| 代理商： | IS61SP25616-150TQ |
IS61SP25616
IS61SP25618
256K x 16, 256K x 18 SYNCHRONOUS
PIPELINED STATIC RAM
ISSI
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
04/17/01
1
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. Copyright 2001, Integrated Silicon Solution, Inc.
FEATURES
Internal self-timed write cycle
Individual Byte Write Control and Global Write
Clock controlled, registered address, data and
control
Pentium or linear burst sequence control using
MODE input
Three chip enables for simple depth expansion
and address pipelining
Common data inputs and data outputs
JEDEC 100-Pin TQFP and
119-pin PBGA package
Single +3.3V, +10%, -5% power supply
Power-down snooze mode
DESCRIPTION
The
ISSI
IS61SP25616 and IS61SP25618 is a high-speed
synchronous static RAM designed to provide a burstable,
high-performance memory for high speed networking and
communication applications. It is organized as 262,144
words by 16 bits and 18 bits, fabricated with
ISSI
's
advanced CMOS technology. The device integrates a 2-bit
burst counter, high-speed SRAM core, and high-drive
capability outputs into a single monolithic circuit. All
synchronous inputs pass through registers controlled by
a positive-edge-triggered single clock input.
Write cycles are internally self-timed and are initiated by
the rising edge of the clock input. Write cycles can be from
one to four bytes wide as controlled by the write control
inputs.
Separate byte enables allow individual bytes to be written.
BW1
controls DQ1-8,
BW2
controls DQ9-16, conditioned
by
BWE
being LOW. A LOW on
GW
input would cause all
bytes to be written.
Bursts can be initiated with either
ADSP
(Address Status
Processor) or
ADSC
(Address Status Cache Controller)
input pins. Subsequent burst addresses can be generated
internally and controlled by the
ADV
(burst address
advance) input pin.
The mode pin is used to select the burst sequence order,
Linear burst is achieved when this pin is tied LOW.
Interleave burst is achieved when this pin is tied HIGH or
left floating.
APRIL 2001
FAST ACCESS TIME
Symbol
t
KQ
t
KC
Parameter
Clock Access Time
Cycle Time
Frequency
-166
3.5
6
166
-150
3.8
6.7
150
-133
4
7.5
133
-5
5
10
100
Units
ns
ns
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS61SP25616-150TQI | 256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM |
| IS61SP25616-166B | Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-TSSOP -40 to 85 |
| IS61SP25616-166TQ | Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-TSSOP -40 to 85 |
| IS61SP25616-5B | 256K x 16, 256K x 18 SYNCHRONOUS PIPELINED STATIC RAM |
| IS61SP25616-5TQ | Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-TSSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS61SP6464-100PQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61SP6464100TQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61SP6464-100TQ | 制造商:Integrated Silicon Solution Inc 功能描述:SRAM Chip Sync Single 3.3V 4M-Bit 64K x 64 5ns 128-Pin TQFP |
| IS61SP6464-6TQ | 制造商:Integrated Silicon Solution Inc 功能描述: |
| IS61VF102418A-6.5B3 | 功能描述:靜態(tài)隨機(jī)存取存儲器 18Mb,Flow-Through,Sync,1Mb x 18,6.5ns,2.5v I/O,165 Ball BGA RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。