- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353706 > IS62LV12816BLL-10B x16 SRAM PDF資料下載
參數(shù)資料
| 型號： | IS62LV12816BLL-10B |
| 英文描述： | x16 SRAM |
| 中文描述： | x16的SRAM |
| 文件頁數(shù)： | 1/10頁 |
| 文件大小： | 91K |
| 代理商： | IS62LV12816BLL-10B |
IS62LV25616LL
ISSI
Integrated Silicon Solution, Inc. — 1-800-379-4774
1
Rev. A
05/04/01
ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any
errors which may appear in this publication. Copyright 2001, Integrated Silicon Solution, Inc.
256K x 16 LOW VOLTAGE, ULTRA
LOW POWER CMOS STATIC RAM
FEATURES
High-speed access time: 70 and 85 ns
CMOS low power operation
– 135 mW (typical) operating
– 16.5 W (typical) CMOS standby
TTL compatible interface levels
Single 2.7V (min) to 3.15V (max) VCC power supply
Fully static operation: no clock or refresh
required
Three state outputs
Data control for upper and lower bytes
Industrial temperature available
Available in the 44-pin TSOP (Type II) and
48-pin mini BGA (8mm x 10mm and 7.2mm x 8.7mm)
DESCRIPTION
The
ISSI IS62LV25616LL is high-speed, 4,194,304 bit
static RAM organized as 262,144 words by 16 bits. It is
fabricated using
ISSI's high-performance CMOS
technology. This highly reliable process coupled with
innovative circuit design techniques, yields high-performance
and low power consumption devices.
When
CEisHIGH(deselected)orwhenCEislowandbothLBand
UB are HIGH, the device assumes a standby mode at which the
power dissipation can be reduced down with CMOS input levels.
Easy memory expansion is provided by using Chip Enable and
Output Enable inputs,
CEand OE.TheactiveLOWWriteEnable
(
WE)controlsbothwritingandreadingofthememory.Adatabyte
allows Upper Byte (
UB) and Lower Byte (LB) access.
The IS62LV25616LL is packaged in the JEDEC standard
44-pin TSOP (Type II) and 48-pin mini BGA (8mm x 10mm
and 7.2mm x 8.7mm).
FUNCTIONAL BLOCK DIAGRAM
MAY 2001
A0-A17
CE
OE
WE
256K x 16
MEMORY ARRAY
DECODER
COLUMN I/O
CONTROL
CIRCUIT
GND
VCC
I/O
DATA
CIRCUIT
I/O0-I/O7
Lower Byte
I/O8-I/O15
Upper Byte
UB
LB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IS62LV12816BLL-10BI | x16 SRAM |
| IS62LV12816BLL-10T | x16 SRAM |
| IS62LV12816BLL-10TI | x16 SRAM |
| IS62LV12816BLL-55B | x16 SRAM |
| IS62LV12816BLL-55BI | x16 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IS62LV12816BLL-10BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM |
| IS62LV12816BLL-10T | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62LV12816BLL-10TI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 SRAM |
| IS62LV12816BLL-55B | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
| IS62LV12816BLL-55BI | 制造商:ISSI 制造商全稱:Integrated Silicon Solution, Inc 功能描述:128K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。