- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄361003 > ISPLSI1024-60LJ Electrically-Erasable Complex PLD PDF資料下載
參數(shù)資料
| 型號(hào)： | ISPLSI1024-60LJ |
| 英文描述： | Electrically-Erasable Complex PLD |
| 中文描述： | 電可擦除復(fù)雜可編程邏輯器件 |
| 文件頁(yè)數(shù)： | 9/12頁(yè) |
| 文件大小： | 120K |
| 代理商： | ISPLSI1024-60LJ |
Specifications
ispLSI 1048
9
USEispLS 1048EAFORNEW
COMMERCAL&INDUSTRAL
ICC can be estimated for the ispLSI 1048 using the following equation:
DESGNS
30
40
50
f
max (MHz)
Notes: Configuration of Twelve 16-bit Counters
Typical Current at 5V, 25
C
Maximum GRP Delay vs GLB Loads
ispLSI 1048-70
ispLSI 1048-50
0126A-48-80-isp
ispLSI 1048-80
2
3
12
16
GLB Loads
G
5
6
7
8
Power Consumption
Power consumption in the ispLSI 1048 device depends
on two primary factors: the speed at which the device is
operating, and the number of Product Terms used. Fig-
ure 3 shows the relationship between power and operat-
ing speed.
50
100
150
200
250
20
60
70
I
C
ispLSI 1048
80
0127A-48-80-isp
ICC = 73 + (# of PTs * 0.23) + (# of nets * Max. freq * 0.010) where:
# of PTs = Number of Product Terms used in design
# of nets = Number of Signals used in device
Max. freq = Highest Clock Frequency to the device
The ICC estimate is based on typical conditions (VCC = 5.0V, room temperature) and an assumption of 2 GLB loads on
average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the
program in the device, the actual ICC should be verified.
Figure 3. Typical Device Power Consumption vs fmax
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI1024-60LJI | Electrically-Erasable Complex PLD |
| ISPLSI1024-60LT | Electrically-Erasable Complex PLD |
| ISPLSI1024-60LTI | Electrically-Erasable Complex PLD |
| ISPLSI1024-80LJ | Electrically-Erasable Complex PLD |
| ISPLSI1024-80LT | Electrically-Erasable Complex PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ispLSI1024-60LJI | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI1024-60LT | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Electrically-Erasable Complex PLD |
| ISPLSI1024-60LTI | 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: |
| ISPLSI1024-80LJ | 制造商:Lattice Semiconductor Corporation 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:COMPLEX-EEPLD, 96-CELL, 20NS PROP DELAY, 68 Pin, Plastic, PLCC |
| ISPLSI1024-80LT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。