欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ISPLSI1048E-90LT
文件頁數: 10/12頁
文件大小: 120K
代理商: ISPLSI1048E-90LT
Specifications
ispLSI 1048
10
device.
Dedicated clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB and/or
any I/O cell on the device.
Dedicated clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any I/O cell on the
device.
COMMERCAL&INDUSTRAL
74
DESGNS
Active Low (0) Reset pin which resets all of the GLB and I/O registers
in the device.
Dedicated Clock input. This clock input is connected to one of the
clock inputs of all of the GLBs on the device.
Dedicated clock input. This clock input is brought into the clock
distribution network, and can optionally be routed to any GLB on the
Pin Description
Input
Dedicated in-system programming enable input pin. This pin
is brought low to enable the programming mode. The MODE, SDI,
SDO and SCLK options become active.
Input
This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as an input
pin to load programming data into the device. SDI/IN 0 also is used as
one of the two control pins for the isp state machine.
Input
This pin performs two functions. It is a dedicated input pin when
ispEN is logic high. When ispEN is logic low, it functions as a pin to
control the operation of the isp state machine.
Input/Output
This pin performs two functions. It is a dedicated input
pin when ispEN is logic high. When ispEN is logic low, it functions as
an output pin to read serial shift register data.
Input
This pin performs two functions. It is a dedicated input when
ispEN is logic high. When ispEN is logic low, it functions as a clock pin
for the Serial Shift Register.
Ground (GND)
V
CC
GND
V
CC
46, 76,106, 16
15, 45, 77, 107
Input/Output Pins - These are the general purpose I/O pins used by the
logic array.
I/O 0 - I/O 5
I/O 6 - I/O 11
I/O 12 - I/O 17
I/O 18 - I/O 23
I/O 24 - I/O 29
I/O 30 - I/O 35
I/O 36 - I/O 41
I/O 42 - I/O 47
I/O 48 - I/O 53
I/O 54 - I/O 59
I/O 60 - I/O 65
I/O 66 - I/O 71
I/O 72 - I/O 77
I/O 78 - I/O 83
I/O 84 - I/O 89
I/O 90 - I/O 95
20, 21, 22, 23, 24, 25,
26, 27, 28, 29, 30, 31,
32, 33, 34, 35, 36, 37,
38, 39, 40, 41, 42, 43,
49, 50, 51, 52, 53, 54,
55, 56, 57, 58, 59, 60,
61, 62, 63, 64, 65, 66,
67, 68, 69, 70, 71, 72,
80, 81, 82, 83, 84, 85,
86, 87, 88, 89, 90, 91,
92, 93, 94, 95, 96, 97,
98, 99,100,101,102,103,
109,110,111,112,113,114,
115,116,117,118,119,120,
1,
2,
3,
7,
8,
9, 10, 11, 12
4
5,
6,
IN 4
IN 6 - IN 11
48,
79,104,105,
108, 13
Dedicated input pins to the device. (IN 2 and IN 9 not available)
RESET
18
Y0
14
Y1
78
Y2
75
Y3
Table 2- 0002C-48-isp
DESCRIPTION
NAME
PQFP PIN NUMBERS
ispEN
17
SDI/IN 0
1
19
MODE/IN 1
1
44
SDO/IN 3
1
47
SCLK/IN 5
1
73
1. Pins have dual function capability.
相關PDF資料
PDF描述
ISPLSI2030A-110LJ44 ASIC
ISPLSI2030A-110LT44 ASIC
ISPLSI2030A-110LT48 ASIC
ISPLSI2030A-135LJ44 ASIC
ISPLSI2030A-135LT44 ASIC
相關代理商/技術參數
參數描述
ISPLSI1048E90LTI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1048E90LTN 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ispLSI1048E-90LTN 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI1048E90LTNI 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable High Density PLD
ISPLSI1048EA-100LQ128 功能描述:CPLD - 復雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
主站蜘蛛池模板: 延庆县| 本溪市| 临汾市| 张家港市| 将乐县| 珲春市| 保定市| 南康市| 兰溪市| 周至县| 衡阳县| 茂名市| 抚顺市| 靖边县| 太和县| 北安市| 大竹县| 莱西市| 沙洋县| 华亭县| 蒙城县| 垫江县| 黔东| 福州市| 保定市| 屏东县| 临泉县| 浑源县| 双鸭山市| 宁城县| 固阳县| 南漳县| 淅川县| 宁武县| 清新县| 南乐县| 雅江县| 通山县| 镇原县| 宜城市| 镇远县|