欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ISPLSI3192-100LB272
英文描述: Electrically-Erasable Complex PLD
中文描述: 電可擦除復雜可編程邏輯器件
文件頁數: 5/12頁
文件大小: 120K
代理商: ISPLSI3192-100LB272
Specifications
ispLSI 1048
5
USEispLS 1048EAFORNEW
COMMERCAL&INDUSTRAL
DESGNS
18
23
12
14
17
20
20
71.4
41.7
83
9
12
6
6
2
6.5
15
20
12
17
18
18
1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.
2. Refer to Timing Model in this data sheet for further details.
3. Standard 16-Bit loadable counter using GRP feedback.
4.
f
max (Toggle) may be less than 1/(
t
wh +
t
wl). This is to allow for a clock duty cycle of other than 50%.
5. Reference Switching Test Conditions section.
MIN. MAX.
31.3
71.4
12
0
16
0
13
7
7
2.7
8.7
Data Propagation Delay, 4PT bypass, ORP bypass
Data Propagation Delay, Worst Case Path
Clock Frequency with Internal Feedback
3
Clock Frequency with External Feedback
Clock Frequency, Max Toggle
GLB Reg. Setup Time before Clock, 4PT bypass
GLB Reg. Clock to Output Delay, ORP bypass
GLB Reg.
Hold Time after Clock, 4 PT bypass
GLB Reg. Setup Time before Clock
GLB Reg. Clock to Output Delay
GLB Reg. Hold Time after Clock
Ext. Reset Pin to Output Delay
Ext. Reset Pulse Duration
Input to Output Enable
Input to Output Disable
Ext. Sync. Clock Pulse Duration, High
Ext. Sync. Clock Pulse Duration, Low
I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)
I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)
ns
ns
MHz
MHz
MHz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
t
pd1
t
pd2
f
max (Int.)
f
max (Ext.)
f
max (Tog.)
t
su1
t
co1
t
h1
t
su2
t
co2
t
h2
t
r1
t
rw1
t
en
t
dis
t
wh
t
wl
t
su5
t
h5
1
2
3
5
6
7
9
11
12
13
14
15
16
17
18
19
A
A
B
C
DESCRIPTION
1
PARAMETER
#
2
UNITS
TEST
5
COND.
1
tsu2 + tco1
( )
MIN.
24
30.7
16
18.7
22.7
26.7
26.7
-50
MIN. MAX.
80
50
100
7
5
5
2
6.5
-80
Table 2- 0030A-48/80,70,50
MAX.
-70
External Timing Parameters
Over Recommended Operating Conditions
相關PDF資料
PDF描述
ISPLSI3192-100LM Electrically-Erasable Complex PLD
ISPLSI3192-70LB272 Electrically-Erasable Complex PLD
ISPLSI3192-70LM Electrically-Erasable Complex PLD
ISPLSI3192-70LMI Electrically-Erasable Complex PLD
ISPLSI3256E-100LM Electrically-Erasable Complex PLD
相關代理商/技術參數
參數描述
ISPLSI-3192-100LQ 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI3192-70LB272 制造商:Rochester Electronics LLC 功能描述:- Bulk
ispLSI3256A-70LQI 功能描述:CPLD - 復雜可編程邏輯器件 USE ispMACH 4000V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
ISPLSI3256A-90LQ 制造商:Lattice Semiconductor Corporation 功能描述:
ISPLSI3256E100LB320 制造商:LATTICE 功能描述:*
主站蜘蛛池模板: 曲水县| 湘阴县| 昌邑市| 扎兰屯市| 渭南市| 酒泉市| 古浪县| 织金县| 云梦县| 平泉县| 长白| 东宁县| 恭城| 蓬莱市| 呼图壁县| 郑州市| 衡水市| 青神县| 清徐县| 德格县| 右玉县| 平潭县| 麻江县| 峨边| 杨浦区| 新野县| 资源县| 武宣县| 武胜县| 沙雅县| 祁连县| 双柏县| 衡南县| 桃源县| 凤城市| 岚皋县| 浏阳市| 锡林浩特市| 铁力市| 保山市| 常熟市|