- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384543 > ISPLSI3448 (Lattice Semiconductor Corporation) In-System Programmable High Density PLD PDF資料下載
參數(shù)資料
| 型號： | ISPLSI3448 |
| 廠商： | Lattice Semiconductor Corporation |
| 英文描述： | In-System Programmable High Density PLD |
| 中文描述： | 在系統(tǒng)可編程高密度可編程邏輯器件 |
| 文件頁數(shù)： | 1/14頁 |
| 文件大小： | 144K |
| 代理商： | ISPLSI3448 |
ispLSI
3448
In-System Programmable High Density PLD
3448_06
1
Features
HIGH-DENSITY PROGRAMMABLE LOGIC
— 224 I/O
— 20000 PLD Gates
— 672 Registers
— High Speed Global Interconnect
— Wide Input Gating for Fast Counters, State
Machines, Address Decoders, etc.
— Small Logic Block Size for Random Logic
HIGH-PERFORMANCE E
2
CMOS
TECHNOLOGY
—
f
max
= 90 MHz Maximum Operating Frequency
—
t
pd
= 12 ns Propagation Delay
— TTL Compatible Inputs and Outputs
— Electrically Erasable and Reprogrammable
— Non-Volatile
— 100% Tested at Time of Manufacture
— Unused Product Term Shutdown Saves Power
ispLSI FEATURES:
— 5V In-System Programmable (ISP) Using Lattice
ISP or Boundary Scan Test (IEEE 1149.1) Protocol
— Increased Manufacturing Yields, Reduced Time-to-
Market, and Improved Product Quality
— Reprogram Soldered Devices for Faster Debugging
100% IEEE 1149.1 BOUNDARY SCAN COMPATIBLE
OFFERS THE EASE OF USE AND FAST SYSTEM
SPEED OF PLDs WITH THE DENSITY AND FLEXIBILITY
OF FIELD PROGRAMMABLE GATE ARRAYS
— Complete Programmable Device Can Combine Glue
Logic and Structured Designs
— Enhanced Pin Locking Capability
— Five Dedicated Clock Inputs
— Synchronous and Asynchronous Clocks
— Programmable Output Slew Rate Control to Mini-
mize Switching Noise
— Flexible I/O Placement
— Optimized Global Routing Pool Provides Global
Interconnectivity
ispDesignEXPERT – LOGIC COMPILER AND COM-
PLETE ISP DEVICE DESIGN SYSTEMS FROM HDL
SYNTHESIS THROUGH IN-SYSTEM PROGRAMMING
— Superior Quality of Results
— Tightly Integrated with Leading CAE Vendor Tools
— Productivity Enhancing Timing Analyzer, Explore
Tools, Timing Simulator and ispANALYZER
— PC and UNIX Platforms
Functional Block Diagram
Description
The ispLSI 3448 is a High-Density Programmable Logic
Device containing 672 Registers, 224 Universal I/Os, five
Dedicated Clock Inputs, 14 Output Routing Pools (ORP)
and a Global Routing Pool (GRP) which allows complete
inter-connectivity between all of these elements. The
ispLSI 3448 features 5V in-system programmability and
in-system diagnostic capabilities. The ispLSI 3448 offers
non-volatile reprogrammability of the logic, as well as the
interconnect to provide truly reconfigurable systems.
The basic unit of logic on the ispLSI 3448 device is the
Twin Generic Logic Block (Twin GLB) labelled A0, A1...N3.
There are a total of 56 of these Twin GLBs in the ispLSI
3448 device. Each Twin GLB has 24 inputs, a program-
mable AND array and two OR/Exclusive-OR Arrays, and
eight outputs which can be configured to be either com-
binatorial or registered. All Twin GLB inputs come from
the GRP.
Global Routing Pool
(GRP)
Boundary
Scan
Output Routing Pool (ORP)
J3
J2
J1
J0
Output Routing Pool (ORP)
H3
H2
H1
H0
A0
A1
A2
A3
Output Routing Pool (ORP)
O
D0
D1
D2
D3
O
G0
G1
G2
G3
N3
N2
N1
N0
O
O
K3
K2
K1
K0
0139/3448
OR
Array
D Q
D Q
D Q
D Q
Twin
OR
Array
D Q
D Q
D Q
D Q
A
Output Routing Pool (ORP)
C0
C1
C2
C3
...
...
.
.
Copyright 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject
to change without notice.
LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.
Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com
February 2000
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ISPLSI5128VE | In-System Programmable 3.3V SuperWIDE High Density PLD |
| ISPLSI5128VE-80LT128I | In-System Programmable 3.3V SuperWIDE High Density PLD |
| ISPLSI5128VE-100LT128 | In-System Programmable 3.3V SuperWIDE High Density PLD |
| ISPLSI5128VE-100LT128I | In-System Programmable 3.3V SuperWIDE High Density PLD |
| ISPLSI5128VE-125LT128 | In-System Programmable 3.3V SuperWIDE High Density PLD |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ISPLSI-3448-70LB432 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: |
| ISPLSI-3448-90LB432 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Lattice Semiconductor Corporation 功能描述: |
| ISPLSI5128VE-100LT128 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI5128VE-100LT128I | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| ISPLSI5128VE-125LT128 | 功能描述:CPLD - 復(fù)雜可編程邏輯器件 RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數(shù)量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。