欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: ISPPAC-CLK5510V-01TN48I
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: 時鐘及定時
英文描述: LED Area Light; Forward Current:300mA; Operating Temperature Range:0 C to +50 C; LED Color:Red; Leaded Process Compatible:No; Light Emitting Area:80x80mm; Peak Reflow Compatible (260 C):No; Supply Current:250mA
中文描述: 5500 SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP48
封裝: LEAD FREE, TQFP-48
文件頁數: 1/43頁
文件大小: 867K
代理商: ISPPAC-CLK5510V-01TN48I
www.latticesemi.com
1
clk5500_04
August 2004
Data Sheet
2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The speci
fi
cations and information herein are subject to change without notice.
ispClock 5500 Family
In-System Programmable Clock Generator
with Universal Fan-Out Buffer
Features
10MHz to 320MHz Input/Output Operation
Low Output to Output Skew (<50ps)
Low Jitter Peak-to-Peak(<70ps)
Up to 20 Programmable Fan-out Buffers
Programmable output standards and individual
enable controls
- LVTTL, LVCMOS, HSTL, SSTL, LVDS,
LVPECL
Programmable precision output impedance
- 40 to 70
in 5
increments
Programmable slew rate
Up to 10 banks with individual V
CCO
and GND
- 1.5V, 1.8V, 2.5V, 3.3V
Fully Integrated High-Performance PLL
Programmable lock detect
Multiply and divide ratio controlled by
- Input divider (5 bits)
- Internal feedback divider (5 bits)
- Five output dividers (5 bits)
Programmable On-chip Loop Filter
Precision Programmable Phase Adjustment
(Skew) Per Output
16 settings; minimum step size 195ps
- Locked to VCO frequency
Up to +/- 12ns skew range
Coarse and
fi
ne adjustment modes
Up to Five Clock Frequency Domains
Flexible Clock Reference Inputs
Programmable input standards
- LVTTL, LVCMOS, SSTL, HSTL, LVDS,
LVPECL
Clock A/B selection multiplexer
Programmable precision termination
Four User-programmable Pro
fi
les Stored in
E
CMOS
Memory
Supports both test and multiple operating
con
fi
gurations
2
Full JTAG Boundary Scan Test In-System
Programming Support
Exceptional Power Supply Noise Immunity
Commercial (0 to 70°C) and Industrial
(-40 to 85°C) Temperature Ranges
100-pin and 48-pin TQFP Packages
Applications
Circuit board common clock generation and
distribution
PLL-based frequency generation
High fan-out clock buffer
Product Family Block Diagram
VCO
OUTPUT
DRIVERS
SKEW
CONTROL
M
N
JTAG
INTERFACE
&
E
2
CMOS
MEMORY
LOCK DETECT
R
I
FILTER
PHASE/
FREQUENCY
DETECTOR
1
0
2
3
Multiple Profile
Management Logic
INTERNAL FEEDBACK PATH
PLL CORE
OUTPUT
ROUTING
MATRIX
V0
V1
V2
V3
V4
OUTPUT
DIVIDERS
*
* Input Available only on ispClock 5520
BYPASS
MUX
C
相關PDF資料
PDF描述
ISPPAC-CLK5610V-01T100I Linear Array Light; LED Color:Blue; Leaded Process Compatible:No; Peak Reflow Compatible (260 C):No; Supply Current:1.6A; Supply Voltage:24VDC; Wavelength:470nm
ISPCLOCK5600 In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5610V-01T100C In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5620V-01T100C LED Area Light; LED Color:Blue; Leaded Process Compatible:No; Light Emitting Area:80x80mm; Peak Reflow Compatible (260 C):No; Supply Current:250mA; Supply Voltage:24VDC; Wavelength:470nm
ISPPAC-CLK5620V-01T100I In-System Programmable, Zero-Delay Clock Generator with Universal Fan-Out Buffer
相關代理商/技術參數
參數描述
ISPPACCLK5510V-01TN48I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5520V-01T100C 功能描述:時鐘驅動器及分配 PROGRAMMABLE CLOCK GENERATOR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
ISPPACCLK5520V-01T100C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer
ISPPAC-CLK5520V-01T100I 功能描述:時鐘驅動器及分配 PROGRAMMABLE CLOCK GENERATOR RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel
ISPPACCLK5520V-01T100I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:In-System Programmable Clock Generator with Universal Fan-Out Buffer
主站蜘蛛池模板: 唐山市| 舟曲县| 扬中市| 阿勒泰市| 南岸区| 安平县| 原平市| 甘谷县| 西安市| 米泉市| 浏阳市| 自治县| 阳新县| 阿城市| 渭南市| 克什克腾旗| 定陶县| 城市| 鄂托克前旗| 夏津县| 那坡县| 津南区| 太仆寺旗| 屏边| 翁牛特旗| 利辛县| 湖口县| 汕尾市| 湘阴县| 治县。| 奈曼旗| 沁源县| 临江市| 景泰县| 米林县| 顺昌县| 怀仁县| 蒙阴县| 大兴区| 余姚市| 清涧县|