- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380261 > KK74LV74N (KODENSHI CORP.) Dual D-type flip-flop with set and reset; positive-edge trigger PDF資料下載
參數(shù)資料
| 型號： | KK74LV74N |
| 廠商： | KODENSHI CORP. |
| 英文描述： | Dual D-type flip-flop with set and reset; positive-edge trigger |
| 中文描述： | 帶設(shè)置和復(fù)位功能的雙D觸發(fā)器；上升沿觸發(fā) |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 221K |
| 代理商： | KK74LV74N |
TECHNICAL DATA
KK
74LV74
Dual D-type flip-flop with set and reset;
positive-edge trigger
1
14
1
14
N SUFFIX
PLASTIC
D SUFFIX
SOIC
ORDERING INFORMATION
K K
74LV74N
Plastic
K K
74LV74D
SOIC
T
A
= -40
°
to 125
°
C for all packages
PIN ASSIGNMENT
The
KK
74LV74 is a low-voltage Si-gate CMOS device and is pin
and function compatible with 74HC/HCT74.
The
KK
74LV74 is a dual positive edge triggered, D-type flip-flop
with individual data (D) inputs, clock (CP) inputs, set (S
D
) and (R
D
)
inputs; also complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate
independently of the clock input. Information on the data input is
transferred to the Q output on the LOW-to-HIGH transition of the clock
pulse. The D inputs must be stable one set-up time prior to the LOW-to-
HIGH clock transition, for predictable operation. Schmitt-trigger action
in the clock input makes the circuit highly tolerant to slower clock rise
and fall times.
Output voltage levels are compatible with input levels of CMOS,
NMOS and TTL IC
S
Supply voltage range: 1.2 to 3.6 V
Low input current: 1.0
μ
А
; 0.1
μ
А
at
Т
= 25
°
С
High Noise Immunity Characteristic of CMOS Devices
1
2
3
5
4
6
7
VCC
RESET 2
14
13
12
11
10
8
9
GND
RESET 1
DATA 1
SET 1
Q1
Q1
DATA2
CLOCK 2
SET 2
Q2
Q2
CLOCK 1
LOGIC DIAGRAM
PIN 20=V
CC
PIN 10 = GND
FUNCTION TABLE
Inputs
Outputs
Set
Reset
Clock
Data
Q
Q
L
H
X
X
H
L
H
L
X
X
L
H
L
L
X
X
H*
H*
H
H
H
H
L
H
H
L
L
H
H
H
L
X
No Change
H
H
H
X
No Change
H
H
X
No Change
*Both outputs will remain high as long as Set and
Reset are low, but the output states are unpredictable
if Set and Reset go high simultaneously.
H= high level L = low level
X = don’t care Z = high impedance
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KK74LV86 | Quad 2-Input Exclusive OR Gate |
| KK74LV86D | Quad 2-Input Exclusive OR Gate |
| KK74LV86N | Quad 2-Input Exclusive OR Gate |
| KK74LVU04 | CERAMIC CHIP/MIL-PRF-55681 |
| KK74LVU04D | CERAMIC CHIP/MIL-PRF-55681 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KK74LV86 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Quad 2-Input Exclusive OR Gate |
| KK74LV86D | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Quad 2-Input Exclusive OR Gate |
| KK74LV86N | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Quad 2-Input Exclusive OR Gate |
| KK74LVU04 | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Hex Inverter |
| KK74LVU04D | 制造商:KODENSHI 制造商全稱:KODENSHI KOREA CORP. 功能描述:Hex Inverter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。