欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: KMC8113TVT4800V
廠商: Freescale Semiconductor
文件頁數: 1/44頁
文件大小: 0K
描述: IC DSP 300/400MHZ 431FCPGA
標準包裝: 2
系列: StarCore
類型: SC140 內核
接口: 以太網,I²C,TDM,UART
時鐘速率: 400MHz
非易失內存: 外部
芯片上RAM: 1.436MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.10V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 431-BFBGA,FCBGA
供應商設備封裝: 431-FCPBGA(20x20)
包裝: 托盤
Freescale Semiconductor
Data Sheet
Document Number: MSC8113
Rev. 1, 12/2008
Freescale Semiconductor, Inc., 2008. All rights reserved.
MSC8113
FC-PBGA–431
20 mm
× 20 mm
Three StarCore SC140 DSP extended cores, each with an
SC140 DSP core, 224 Kbyte of internal SRAM M1 memory
(1436 Kbyte total), 16 way 16 Kbyte instruction cache (ICache),
four-entry write buffer, external cache support, programmable
interrupt controller (PIC), local interrupt controller (LIC), and
low-power Wait and Stop processing modes.
475 Kbyte M2 memory for critical data and temporary data
buffering.
4 Kbyte boot ROM.
M2-accessible multi-core MQBus connecting the M2 memory
with all three cores, operating at the core frequency, with data bus
access of up to 128-bit reads and up to 64-bit writes, central
efficient round-robin arbiter for core access to the bus, and atomic
operation control of M2 memory access by the cores and the local
bus.
Internal PLL configured are reset by configuration signal values.
60x-compatible system bus with 64 or 32 bit data and 32-bit
address bus, support for multi-master designs, four-beat burst
transfers (eight-beat in 32-bit data mode), port size of 64/32/16/8
bits controlled by the internal memory controller,.access to
external memory or peripherals, access by an external host to
internal resources, slave support with direct access to internal
resources including M1 and M2 memories, and on-device
arbitration for up to four master devices.
Direct slave interface (DSI) using a 32/64-bit slave host interface
with 21–25 bit addressing and 32/64-bit data transfers, direct
access by an external host to internal and external resources,
synchronous or asynchronous accesses with burst capability in
synchronous mode, dual or single strobe mode, write and read
buffers to improve host bandwidth, byte enable signals for
1/2/4/8-byte write granularity, sliding window mode for access
using a reduced number of address pins, chip ID decoding to
allow one CS signal to control multiple DSPs, broadcast mode to
write to multiple DSPs, and big-endian/little-endian/munged
support.
Three mode signal multiplexing: 64-bit DSI and 32-bit system
bus, 32-bit DSI and 64-bit system bus, or 32-bit DSI and 32-bit
system bus, and Ethernet port (MII/RMII).
Flexible memory controller with three UPMs, a GPCM, a
page-mode SDRAM machine, glueless interface to a variety of
memories and devices, byte enables for 64- or 32-bit bus widths,
8 memory banks for external memories, and 2 memory banks for
IPBus peripherals and internal memories.
Multi-channel DMA controller with 16 time-multiplexed single
channels, up to four external peripherals, DONE or DRACK
protocol for two external peripherals,.service for up to 16 internal
requests from up to 8 internal FIFOs per channel, FIFO generated
watermarks and hungry requests, priority-based
time-multiplexing between channels using 16 internal priority
levels or round-robin time-multiplexing between channels,
flexible channel configuration with connection to local bus or
system bus, and flyby transfer support that bypasses the FIFO.
Up to four independent TDM modules with programmable word
size (2, 4, 8, or 16-bit), hardware-base A-law/
μ-law conversion,
up to 128 Mbps data rate for all channels, with glueless interface
to E1 or T1 framers, and can interface with H-MVIP/H.110
devices, TSI, and codecs such as AC-97.
Ethernet controller with support for 10/100 Mbps MII/RMII/SMII
including full- and half-duplex operation, full-duplex flow
controls, out-of-sequence transmit queues, programmable
maximum frame length including jumbo frames and VLAN tags
and priority, retransmission after collision, CRC generation and
verification of inbound/outbound packets, address recognition
(including exact match, broadcast address, individual hash check,
group hash check, and promiscuous mode), pattern matching,
insertion with expansion or replacement for transmit frames,
VLAN tag insertion, RMON statistics, local bus master DMA for
descriptor fetching and buffer access, and optional multiplexing
with GPIO (MII/RMII/SMII) or DSI/system bus signals lines
(MII/RMII).
UART with full-duplex operation up to 6.25 Mbps.
Up to 32 general-purpose input/output (GPIO) ports.
I2C interface that allows booting from EEPROM devices.
Two timer modules, each with sixteen configurable 16-bit timers.
Eight programmable hardware semaphores.
Global interrupt controller (GIC) with interrupt consolidation and
routing to INT_OUT, NMI_OUT, and the cores; twenty-four
virtual maskable interrupts (8 per core) and three virtual NMI (one
per core) that can be generated by a simple write access.
Optional booting external memory, external host, UART, TDM,
or I2C.
Tri-Core Digital Signal
Processor
相關PDF資料
PDF描述
ECS-H1DY684R CAP TANT 0.68UF 20V 20% 1206
TAJC107M010K CAP TANT 100UF 10V 20% 2312
GEC10DREN-S734 CONN EDGECARD 20POS .100 EYELET
KMC8113TVT3600V IC DSP 300/400MHZ 431FCPGA
B82496C3121J INDUCTOR 120NH .16A 0603 5%
相關代理商/技術參數
參數描述
KMC811E2CFN2 制造商:Freescale Semiconductor 功能描述:MCU - Bulk
KMC811E2CP2 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
KMC812A4CPV8 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
KMC8144ESVT1000A 功能描述:數字信號處理器和控制器 - DSP, DSC PACSUN SAMPLE PART RoHS:否 制造商:Microchip Technology 核心:dsPIC 數據總線寬度:16 bit 程序存儲器大小:16 KB 數據 RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數量:35 定時器數量:3 設備每秒兆指令數:50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
KMC8144ESVT1000B 制造商:Freescale Semiconductor 功能描述:MSC8144ESVT1000B SAMPLE - Bulk
主站蜘蛛池模板: 望江县| 通州区| 天峨县| 嘉祥县| 永泰县| 禄丰县| 青川县| 盘锦市| 鄯善县| 汝阳县| 普安县| 开封县| 隆子县| 南召县| 浦江县| 宁南县| 舒兰市| 柘城县| 苏州市| 扶余县| 兰西县| 湟源县| 邯郸县| 栖霞市| 永丰县| 嘉黎县| 宁波市| 新乐市| 奈曼旗| 台东县| 长泰县| 彭山县| 江西省| 金门县| 罗山县| 赤壁市| 绥中县| 格尔木市| 丹棱县| 汉沽区| 丰城市|