- 您現在的位置：買賣IC網 > PDF目錄377600 > L8C201 (Logic Devices Incorporated) 512/1K/2K/4K x 9-bit Asynchronous FIFO PDF資料下載
參數資料
| 型號： | L8C201 |
| 廠商： | Logic Devices Incorporated |
| 英文描述： | 512/1K/2K/4K x 9-bit Asynchronous FIFO |
| 中文描述： | 512/1K/2K/4K × 9位異步FIFO |
| 文件頁數： | 1/22頁 |
| 文件大小： | 187K |
| 代理商： | L8C201 |
DEVICES INCORPORATED
1
L8C201/202/203/204
512/1K/2K/4K x 9-bit Asynchronous FIFO
512/1K/2K/4K x 9-bit Asynchronous FIFO
03/04/99–LDS.8C201/2/3/4-H
FIFO Products
READ
POINTER
RAM ARRAY
512 x 9-bit
1K x 9-bit
2K x 9-bit
4K x 9-bit
WRITE
POINTER
DATA OUTPUTS
Q
8-0
DATA INPUTS
D
8-0
9
THREE-STATE
BUFFERS
EXPANSION
LOGIC
WRITE
CONTROL
READ
CONTROL
FLAG
LOGIC
RESET
LOGIC
W
R
XI
XO/HF
FF
EF
FL/RT
RS
K
First-In/ First-Out (FIFO) using
Dual-Port Memory
K
Advanced CMOS Technology
K
High Speed — to 10 ns Access Time
K
Asynchronous and Simultaneous
Read and Write
K
Fully Expandable by both Word
Depth and/ or Bit Width
K
Empty and Full Warning Flags
K
Half-Full Flag Capability
K
Auto Retransmit Capability
K
Package Styles Available:
28-pin Plastic DIP
32-pin Plastic LCC
28-pin Ceramic Flatpack
FEATURES
DESCRIPTION
DEVICES INCORPORATED
The
L8C201, L8C202, L8C203,
and
L8C204
are dual-port First-In/ First-
Out (FIFO) memories. The FIFO
memory products are organized as:
L8C201 — 512 x 9-bit
L8C202 — 1024 x 9-bit
L8C203 — 2048 x 9-bit
L8C204 — 4096 x 9-bit
Each device utilizes a special algorithm
that loads and empties data on a first-
in/ first-out basis. Full and Empty flags
are provided to prevent data overflow
and underflow. Three additional pins
are also provided to allow for unlimited
expansion in both word size and depth.
Depth Expansion does not result in a
flow-through penalty. Multiple devices
are connected with the data and control
signals in parallel. The active device is
determined by the Expansion In (XI)
and Expansion Out (XO) signals which
are daisy chained from device to
device.
The read and write operations are
internally sequential through the use
of ring pointers. No address informa-
tion is required to load and unload
data. The write operation occurs
when the Write (W) signal is LOW.
Read occurs when Read (R) goes
LOW. The nine data outputs go to the
high impedance state when R is
HIGH. Retransmit (RT) capability
allows for reset of the read pointer
when RT is pulsed LOW, allowing for
retransmission of data from the
beginning. Read Enable (R) and Write
Enable (W) must both be HIGH
during a retransmit cycle, and then R
is used to access the data. A Half-Full
(HF) output flag is available in the
single device and width expansion
modes. In the depth expansion
configuration, this pin provides the
Expansion Out (XO) information
which is used to tell the next FIFO that
it will be activated.
These FIFOs are designed to have the
fastest data access possible. Even in
lower cycle time applications, faster
access time can eliminate timing
bottlenecks as well as leave enough
margin to allow the use of the devices
without external bus drivers.
The FIFOs are designed for those
applications requiring asychronous
and simultaneous read/ writes in
multiprocessing and rate buffer
applications.
L8C201/202/203/204 B
LOCK
D
IAGRAM
相關PDF資料 |
PDF描述 |
|---|---|
| L9012LT1 | General Purpose Transistors PNP Silicon |
| L9012LT1G | General Purpose Transistors PNP Silicon |
| L9012PLT1 | General Purpose Transistors PNP Silicon |
| L9012QLT1 | General Purpose Transistors PNP Silicon |
| L9013LT1 | General Purpose Transistors NPN Silicon |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L8C201JC10 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO |
| L8C201JC12 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO |
| L8C201JC15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO |
| L8C201JC25 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Asynchronous FIFO |
| L8C201JI10 | 制造商:LOGIC 制造商全稱:LOGIC 功能描述:512/1K/2K/4K x 9-bit Asynchronous FIFO |
發布緊急采購，3分鐘左右您將得到回復。