- 您現在的位置：買賣IC網 > PDF目錄367494 > L9311 Line Interface and Line Access Circuit Full-Feature SLIC with High Longitudinal Balance, Ringing Relay,and GR-909 Test Access PDF資料下載
參數資料
| 型號： | L9311 |
| 英文描述： | Line Interface and Line Access Circuit Full-Feature SLIC with High Longitudinal Balance, Ringing Relay,and GR-909 Test Access |
| 中文描述： | 線路接口和線路接入電路全功能用戶接口高縱向平衡，振鈴繼電器，和GR - 909測試訪問 |
| 文件頁數： | 11/50頁 |
| 文件大小： | 852K |
| 代理商： | L9311 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
Data Sheet
July 2001
Ringing Relay, and GR-909 Test Access
L9311 Full-Feature SLIC with High Longitudinal Balance,
Agere Systems Inc.
11
Pin Information
(continued)
Table 1. Pin Descriptions
(continued)
Pin Symbol
33
DGND
34
RGDET
Type
G
O
Name/Function
Digital Ground.
Ground return for V
DD
current.
Ring Ground Detect.
When high, this open collector output indicates the presence of a
ring ground or a tip ground. This supervision output may be used in ground start, or com-
mon-mode fault detection applications. It has an internal pull-up.
Common-Mode Current Sense.
To program tip or ring ground sense threshold, connect
a resistor to AGND and connect a capacitor to AGND to filter 50 Hz/60 Hz. If unused, the
pin is connected to ground.
Tip/Ring Voltage Output.
This output is a voltage that is directly proportional to the differ-
ential tip/ring current. A resistor from this node to ITR sets the device transimpedance.
Gain shaping for termination impedance with a COMBO I codec is also achieved with a
network from this node to ITR.
Transmit Gain.
A current output which is proportional to the differential current flowing
from tip to ring. Input to AX amplifier. Connect a resistor from this node to VTX to set trans-
mit gain to 300
. Gain shaping for termination impedance with a COMBO I codec is also
achieved with a network from this node to VTX.
Transmit ac Input (Noninverting).
Connect a 0.1
μ
F capacitor from this pin to VTX for dc
blocking.
Transmit ac Output Voltage.
The output is a voltage that is directly proportional to the dif-
ferential ac tip/ring current. This output is connected via a proper interface network to the
codec.
Receive ac Signal Input (Noninverting).
This high-impedance input controls the ac dif-
ferential voltage on tip and ring.
Receive ac Signal Input (Inverting).
This high-impedance input controls the ac differen-
tial voltage on tip and ring.
Analog Ground.
Ground return for V
CC
current.
5 V Analog Power Supply.
5 V supply for analog circuitry.
35
ICM
I
36
VTX
O
37
ITR
I
39
TXI
I
40
VITR
O
41
RCVP
I
42
RCVN
I
43
44
AGND
V
CC
G
P
Operating States
Input State Coding
State control is via a tiered logic system. The device
must initially be set to a primary control state (B3 = 0).
This will set the operational state of the SLIC and
switch. The secondary control table (B3 = 1) is used to
turn on the PPM amplifier or to turn on the test circuitry
and enter a test state. The primary state of the device
(the state of the SLIC and switch) will not change when
entering a secondary control state.
Within the primary control table, each state will set the
SLIC and the switch to a specific mode. The exception
is the tip-amp and ring-amp states. The tip-amp and
ring-amp states will change the configuration of the
switches, but leave the state of the SLIC unchanged
from the previous primary control mode.
Once a primary (device) control state is selected, the
test circuitry can be activated via a secondary control
state. Within the secondary control table, there are test
active modes. Upon entering a test active mode in the
secondary control table, both TESTLEV output and
TESTSIG input are active and the test switches set to
the appropriate condition. (See Test Architecture Dia-
gram, Figure 2.) An exception is the V
REF
test active
mode. Upon entering V
REF
, only the TESTLEV output is
active, and the internal (2.35 V typical) reference volt-
age appears at TESTLEV. In the V
REF
mode, the
TESTSIG input is deactivated.
Once test is on, the user may reverse the battery, enter
the scan, ring, or disconnect modes, in the primary
table, without turning off test. Test may also be deacti-
vated by selecting TESToff in the secondary control
table.
相關PDF資料 |
PDF描述 |
|---|---|
| L9312 | Line Interface and Line Access Circuit Forward Battery SLIC and Ringing Relay for TR-57 Applications |
| L9313 | Line Interface and Line Access Circuit Full-Feature SLIC and Ringing for TR-57 Applications |
| L9350 | Single Peripheral Driver |
| L9355 | Dual Peripheral Driver |
| L9500A | High-Voltage Ringing SLIC for VolP Applications |
相關代理商/技術參數 |
參數描述 |
|---|---|
| L9312 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Forward Battery SLIC and Ringing Relay for TR-57 Applications |
| L9313 | 制造商:AGERE 制造商全稱:AGERE 功能描述:Line Interface and Line Access Circuit Full-Feature SLIC and Ringing for TR-57 Applications |
| L9324 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual Peripheral Driver |
| L9326 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| L-932P3C | 制造商:Kingbright Corporation 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。