- 您現在的位置：買賣IC網 > PDF目錄22077 > LA4064V-75TN100E (Lattice Semiconductor Corporation)IC CPLD 64MACROCELLS 100TQFP PDF資料下載
參數資料
| 型號： | LA4064V-75TN100E |
| 廠商： | Lattice Semiconductor Corporation |
| 文件頁數： | 1/42頁 |
| 文件大小： | 0K |
| 描述： | IC CPLD 64MACROCELLS 100TQFP |
| 標準包裝： | 90 |
| 系列： | LA-ispMACH |
| 可編程類型： | 系統內可編程 |
| 最大延遲時間 tpd(1)： | 7.5ns |
| 電壓電源 - 內部： | 3 V ~ 3.6 V |
| 宏單元數： | 64 |
| 輸入/輸出數： | 64 |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設備封裝： | 100-TQFP（14x14） |
| 包裝： | 托盤 |
| 其它名稱： | 220-1634 LA4064V-75TN100E-ND |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
www.latticesemi.com
1
DS1017_02.5
LA-ispMACH 4000V/Z
Automotive Family
3.3V/1.8V In-System Programmable
SuperFAST High Density PLDs
May 2009
Data Sheet DS1017
TM
2009 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specications and information herein are subject to change without notice.
Features
■ High Performance
fMAX = 168MHz maximum operating frequency
tPD = 7.5ns propagation delay
Up to four global clock pins with programmable
clock polarity control
Up to 80 PTs per output
■ Ease of Design
Enhanced macrocells with individual clock,
reset, preset and clock enable controls
Up to four global OE controls
Individual local OE control per I/O pin
Excellent First-Time-Fit
TM and ret
Fast path, SpeedLocking
TM Path, and wide-PT
path
Wide input gating (36 input logic blocks) for fast
counters, state machines and address decoders
■ Zero Power (LA-ispMACH 4000Z)
Typical static current 10A (4032Z)
1.8V core low dynamic power
LA-ispMACH 4000Z operational down to 1.6V
■ AEC-Q100 Tested and Qualied
Automotive: -40 to 125°C ambient (TA)
■ Easy System Integration
Superior solution for power sensitive consumer
applications
Operation with 3.3V, 2.5V or 1.8V LVCMOS I/O
Operation with 3.3V (4000V) or 1.8V (4000Z)
supplies
5V tolerant I/O for LVCMOS 3.3, LVTTL, and PCI
interfaces
Hot-socketing
Open-drain capability
Input pull-up, pull-down or bus-keeper
Programmable output slew rate
3.3V PCI compatible
IEEE 1149.1 boundary scan testable
3.3V/2.5V/1.8V In-System Programmable
(ISP) using IEEE 1532 compliant interface
I/O pins with fast setup path
Lead-free (RoHS) package
Introduction
The high performance LA-ispMACH 4000V/Z automo-
tive family from Lattice offers a SuperFAST CPLD solu-
tion that is tested and qualied to the AEC-Q100
standard. The family is a blend of Lattice’s two most
popular architectures: the ispLSI
2000 and ispMACH
4A. Retaining the best of both families, the LA-ispMACH
4000V/Z architecture focuses on signicant innovations
to combine the highest performance with low power in a
exible CPLD family.
The LA-ispMACH 4000V/Z automotive family combines
high speed and low power with the exibility needed for
ease of design. With its robust Global Routing Pool and
Output Routing Pool, this family delivers excellent First-
Time-Fit, timing predictability, routing, pin-out retention
and density migration.
Table 1. LA-ispMACH 4000V Automotive Family Selection Guide
LA-ispMACH 4032V
LA-ispMACH 4064V
LA-ispMACH 4128V
Macrocells
32
64
128
I/O + Dedicated Inputs
30+2/32+4
30+2/32+4/64+10
64+10/92+4/96+4
tPD (ns)
7.5
tS (ns)
4.5
tCO (ns)
4.5
fMAX (MHz)
168
Supply Voltage (V)
3.3V
Pins/Package
44-pin Lead-Free TQFP
48-pin Lead-Free TQFP
44-pin Lead-Free TQFP
48-pin Lead-Free TQFP
100-pin Lead-Free TQFP
128-pin Lead-Free TQFP
144-pin Lead-Free TQFP
相關PDF資料 |
PDF描述 |
|---|---|
| THJB226M006RJN | CAP TANT 22UF 6.3V 20% 1210 |
| LC4128ZC-75M132C | IC PLD 128MC 96IO 7.5NS 132CSBGA |
| VE-B7T-CY-F3 | CONVERTER MOD DC/DC 6.5V 50W |
| VI-2NJ-CY-B1 | CONVERTER MOD DC/DC 36V 50W |
| VI-2NH-EV-F4 | CONVERTER MOD DC/DC 52V 150W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LA4064V-75TN128E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs |
| LA4064V-75TN144E | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V/1.8V In-System Programmable SuperFAST High Density PLDs |
| LA4064V-75TN44E | 功能描述:CPLD - 復雜可編程邏輯器件 Auto Grade (AEC-Q100 ) ispMACH4064V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LA4064V-75TN48E | 功能描述:CPLD - 復雜可編程邏輯器件 Auto Grade (AEC-Q100 ) ispMACH4064V RoHS:否 制造商:Lattice 系列: 存儲類型:EEPROM 大電池數量:128 最大工作頻率:333 MHz 延遲時間:2.7 ns 可編程輸入/輸出端數量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100 |
| LA4064V-75TN48ETR | 制造商:Lattice Semiconductor Corporation 功能描述: |
發布緊急采購，3分鐘左右您將得到回復。