- 您現在的位置：買賣IC網 > PDF目錄30721 > LA72700V SPECIALTY CONSUMER CIRCUIT, PDSO36 PDF資料下載
參數資料
| 型號： | LA72700V |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PDSO36 |
| 封裝： | 0.275 INCH, SSOP-36 |
| 文件頁數： | 3/16頁 |
| 文件大小： | 517K |
| 代理商： | LA72700V |
LC72710W, 72710LW
No.6166-11/30
Layer 4 CRC Register
Address
Register
R/W
Initial value
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
06H
CRC4
W
00H
(LSB)
This is the data group write register used for the layer 4 CRC check. It is used only when the parallel interface is used.
Applications should specify the dedicated CCB address when using the serial interface.
Status Register
Address
Register
R/W
Initial value
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
01H
STAT
R
-
VH
BLK
FRM
ERR
PRI
HEAD
CRC4
*
*: BIT0 is unused.
VH
0: Indicates data for which only horizontal correction was performed.
1: Indicates data for which after horizontal correction, vertical and then second horizontal correction were performed
as well.
BLK
0: Indicates data that was received with block synchronization unsynchronized.
1: Indicates data that was received with block synchronization synchronized.
FRM
0: Indicates data that was received with frame synchronization unsynchronized.
1: Indicates data that was received with frame synchronization synchronized.
ERR
0: Indicates data for which error correction completed and no errors were detected in the level 2 CRC check.
1: Indicates data for which error correction was not possible or for which errors were detected in the level 2 CRC
check.
PRI
0: Indicates data that was inferred to be data block data by the frame synchronization circuit.
1: Indicates data that was inferred to be parity block data by the frame synchronization circuit.
HEAD
0:
1: Indicates data that was inferred to be in the frame head block by the frame synchronization circuit.
This flag is valid only when VH is 0.
CRC4
0: Indicates that the layer 4 CRC detection circuit division registers were not all zeros.
1: Indicates that the layer 4 CRC detection circuit division registers were all zeros, i.e. that there were no errors.
The result at the point immediately prior to register readout is loaded into this flag.
Block Number Register
Address
Register
R/W
Initial value
BIT7
BIT6
BIT5
BIT4
BIT3
BIT2
BIT1
BIT0
02H
BLNO
R
-
BLN7
BLN6
BLN5
BLN4
BLN3
BLN2
BLN1
BLN0
Indicates the block number or the parity block number of the output data.
A single frame consists of data blocks numbered 0 to 189 and parity blocks numbered 0 to 81. Output following
vertical correction does not include parity block data.
The value of the block number register is undefined if VEC_HALT (bit 2 in control register 1) is set to 1.
相關PDF資料 |
PDF描述 |
|---|---|
| LA72700V | SPECIALTY CONSUMER CIRCUIT, PDSO36 |
| LA72702NV | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LA72702NV | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LA72702VA | SPECIALTY CONSUMER CIRCUIT, PDSO24 |
| LA7270 | 2 CHANNEL, VIDEO PREAMPLIFIER, PDIP22 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LA72700V-MPB-E | 制造商:ON Semiconductor 功能描述:VIDEO ICS - Ammo Pack |
| LA72700V-N-MPB-E | 制造商:ON Semiconductor 功能描述:VIDEO ICS - Ammo Pack |
| LA72700V-N-TLM-E | 制造商:ON Semiconductor 功能描述:VIDEO ICS - Tape and Reel 制造商:ON Semiconductor 功能描述:REEL / VIDEO ICS |
| LA72702NV | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Monolithic Linear IC For US TV BTSC Decoder |
| LA72702NV-MPB-E | 功能描述:編碼器、解碼器、復用器和解復用器 RoHS:否 制造商:Micrel 產品:Multiplexers 邏輯系列:CMOS 位數: 線路數量（輸入/輸出）:2 / 12 傳播延遲時間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray |
發布緊急采購，3分鐘左右您將得到回復。