欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): LC4384V-35T176C
文件頁(yè)數(shù): 18/57頁(yè)
文件大?。?/td> 1078K
代理商: LC4384V-35T176C
Lattice Semiconductor
ispMACH 4000V/B/C Family Data Sheet
18
ispMACH 4000V/B/C External Switching Characteristics
Over Recommended Operating Conditions
Parameter
Description
1, 2, 3
-25
-27
-3
-35
Units
ns
Min.
Max.
2.5
Min.
Max.
2.7
Min.
Max.
3.0
Min.
Max.
3.5
t
PD
5-PT bypass combinatorial propagation
delay
20-PT combinatorial propagation delay
through macrocell
GLB register setup time before clock
GLB register setup time before clock
with T-type register
GLB register setup time before clock,
input register path
GLB register setup time before clock
with zero hold
GLB register hold time after clock
GLB register hold time after clock with
T-type register
GLB register hold time after clock, input
register path
GLB register hold time after clock, input
register path with zero hold
GLB register clock-to-output delay
External reset pin to output delay
External reset pulse duration
Input to output local product term output
enable/disable
Input to output global product term out-
put enable/disable
Global OE input to output enable/disable
Global clock width, high or low
Global gate width low (for low transpar-
ent) or high (for high transparent)
Input register clock width, high or low
Clock frequency with internal feedback
Clock frequency with external feedback,
[1/ (t
S
+ t
CO
)]
t
PD_MC
3.2
3.5
3.8
4.2
ns
t
S
1.8
2.0
1.8
2.0
2.0
2.2
2.0
2.2
ns
ns
t
ST
t
SIR
0.7
1.0
1.0
1.0
ns
t
SIRZ
1.7
2.0
2.0
2.0
ns
t
H
0.0
0.0
0.0
0.0
0.0
0.0
0.0
0.0
ns
ns
t
HT
t
HIR
0.9
1.0
1.0
1.0
ns
t
HIRZ
0.0
0.0
0.0
0.0
ns
t
CO
t
R
t
RW
1.5
2.2
3.5
4.0
1.5
2.7
4.0
4.5
1.5
2.7
4.4
5.0
1.5
2.7
4.5
-
5.5
ns
ns
ns
t
PTOE/DIS
ns
t
GPTOE/DIS
5.0
6.5
8.0
8.0
ns
t
GOE/DIS
t
CW
1.1
1.1
3.0
1.3
1.3
3.5
1.3
1.3
4.0
1.3
1.3
4.5
ns
ns
t
GW
ns
t
WIR
f
MAX
1.1
400
250
1.3
333
222
1.3
322
212
1.3
322
212
ns
MHz
4
f
MAX
(Ext.)
MHz
Timing v.3.1
1. Timing numbers are based on default LVCMOS 1.8 I/O buffers. Use timing adjusters provided to calculate other standards.
2. Measured using standard switching circuit, assuming GRP loading of 1 and 1 output switching.
3. Pulse widths and clock widths less than minimum will cause unknown behavior.
4. Standard 16-bit counter using GRP feedback.
相關(guān)PDF資料
PDF描述
LC4384V-5F256C
LC4384V-5F256I
LC4384V-5T176C
LC4384V-5T176I
LC4384V-75F256C
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LC4384V-35TN176C 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4384V-5F256C 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4384V-5F256C1 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4384V-5F256I 功能描述:CPLD - 復(fù)雜可編程邏輯器件 PROGRAMMABLE SUPER FAST HI DENSITY PLD RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
LC4384V-5F256I1 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
主站蜘蛛池模板: 霍邱县| 黑龙江省| 齐河县| 清新县| 徐州市| 思茅市| 凯里市| 屯门区| 绥化市| 石河子市| 筠连县| 浪卡子县| 华容县| 淮北市| 宁晋县| 肇源县| 永兴县| 门头沟区| 绥中县| 敦煌市| 竹溪县| 光泽县| 称多县| 宁波市| 桑植县| 九江市| 兴和县| 大庆市| 阿巴嘎旗| 孟津县| 武陟县| 定陶县| 绵竹市| 揭东县| 寿阳县| 桑植县| 凭祥市| 临颍县| 思茅市| 固阳县| 长阳|