欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

您現在的位置：買賣IC網 > PDF目錄30730 > LC7219M PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24 PDF資料下載

參數資料

型號：	LC7219M
元件分類：	PLL合成/DDS/VCOs
英文描述：	PLL FREQUENCY SYNTHESIZER, 160 MHz, PDSO24
封裝：	MFP-24
文件頁數：	2/12頁
文件大小：	212K
代理商：	LC7219M

LC7219, 7219M

No.3661–10/12

Using DO to monitor for measurement completion

DO can be used to monitor for frequency or period measurement completion as shown in figure 11.

Notes

1. Setting CTEN to 1 sets DO HIGH and prevents IN0 from affecting DO.

2. DO goes LOW when the measurement is complete.

Figure 11. Measurement completion timing

Phase-locked Loop

Reading the PLL unlock flags

The PLL unlock flags are set on the rising edge of the internal ΦERROR signal and cleared on the rising edge of the CE

signal. In serial data output mode, the flags set since the last rising edge of CE can be read. This is the interval t0 to t1

shown in figure 12.

Each PLL unlock flag is set if the corresponding time interval is exceeded as follows.

UL0 is set when ΦERROR≥1.11s

UL1 is set when ΦERROR≥2.22s

UL2 is set when ΦERROR≥3.33s

UL3 is set when ΦERROR≥0.55s

The flag values for different error ranges, where ΦERROR is the phase error for the 7.2MHz crystal, are as follows.

If ΦERROR<0.55s, UL=0000

If 0.55s≤ΦERROR<1.11s, UL=1000

If 1.11s≤ΦERROR<2.22s, UL=1001

If 2.22s≤ΦERROR<3.33s, UL=1011

If 3.33s≤ΦERROR, UL=1111

Figure 12. PLL unlock flag timing

相關PDF資料	PDF描述
LC7230-8221	SPECIALTY CONSUMER CIRCUIT, PQFP80
LC7230-8272	SPECIALTY CONSUMER CIRCUIT, PQFP80
LC72323-XXXX	SPECIALTY CONSUMER CIRCUIT, PQFP80
LC723341E	SPECIALTY CONSUMER CIRCUIT, PQFP64
LC723341E	SPECIALTY CONSUMER CIRCUIT, PQFP64

發布緊急采購，3分鐘左右您將得到回復。

(若只采購一條型號，填寫一行即可)

*型號	*數量	廠商	批號	封裝

添加更多采購