- 您現在的位置：買賣IC網 > PDF目錄30731 > LC72708E (SANYO SEMICONDUCTOR CO LTD) SPECIALTY CONSUMER CIRCUIT, PQFP44 PDF資料下載
參數資料
| 型號： | LC72708E |
| 廠商： | SANYO SEMICONDUCTOR CO LTD |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| 封裝： | QIP-44 |
| 文件頁數： | 15/15頁 |
| 文件大小： | 159K |
| 代理商： | LC72708E |
Structure of the Output Data
The output data consists of a total of 288 bits (36 bytes). The first two bytes are status information, and data is output
in a single data block unit.
CNT1 and CNT2 are output LSB first.
The corrected data is output starting with the first bit in the data block.
BIC codes are not output.
Note: The CPU can easily select data by discriminating the status information at first during data readout. Data that is
determined to be unnecessary can be immediately cancelled without reading it out. (The CPU can simply ignore
the data until the next interrupt arrives.)
For example, the CPU can also read out just the first 22 bytes (the data block section) of the corrected data, and
does not have to read out the unrequired 12 bytes (the layer 2 CRC and parity data).
Notes:
CRC indicates the layer 2 CRC check when the ERR flag is 1.
The CRC4 result is the data immediately preceding the point when the CCB output address (#FB) was input and CE
was high.
The HEAD flag is valid only for horizontal correction data output, i.e. when VH is 0.
See page 10 for details on VH blanking in the horizontal and vertical directions.
BLN0 to BLN7:
Indicates either the block number for the output data or the parity block number. The data blocks in
a single frame are numbered 0 to 189, and the parity blocks are numbered 0 to 81.
Parity block data is not output for post-vertical correction output.
No. 5875-9/15
LC72708E
Layer 4 CRC shift register: Not all zeros.
Layer 4 CRC shift register: All zeros (no errors)
Data for the first block is being output (block No.0)
Data block data
Parity block data
Error correction and layer 2 CRC check OK
Either an uncorrectable error or the NG layer 2 CRC check
Indicates data received with frame synchronization not achieved
Indicates data received with frame synchronization achieved
Indicates data received with block synchronization not achieved
Indicates data received with block synchronization achieved
Output with horizontal correction only
Output with horizontal and vertical corrections
CNT1
CNT2
CNT1 (8 bits) CNT2 (8 bits)
Corrected data 176 bits
CRC (14 bits)
Parity (82 bits)
相關PDF資料 |
PDF描述 |
|---|---|
| LC72709E | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| LC72709W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72709E | SPECIALTY CONSUMER CIRCUIT, PQFP44 |
| LC72709W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72710LW | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LC72709 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:FM Multiplex Reception IC for Mobile Systems |
| LC72709E | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:FM Multiplex Reception IC for Mobile Systems |
| LC72709W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:FM Multiplex Reception IC for Mobile Systems |
| LC72710 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
| LC72710LW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
發布緊急采購，3分鐘左右您將得到回復。