- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30731 > LC72709W (SANYO SEMICONDUCTOR CO LTD) SPECIALTY CONSUMER CIRCUIT, PQFP64 PDF資料下載
參數(shù)資料
| 型號(hào)： | LC72709W |
| 廠商： | SANYO SEMICONDUCTOR CO LTD |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| 封裝： | SQFP-64 |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大?。?/td> | 194K |
| 代理商： | LC72709W |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
Structure of the Output Data
The output data consists of a total of 288 bits (36 bytes). The first two bytes are status information, and data is output
in a single data block unit.
CNT1 and CNT2 are output LSB first.
The corrected data is output starting with the first bit in the data block.
BIC codes are not output.
Note: The CPU can easily select data by discriminating the status information at first during data readout. Data that is
determined to be unnecessary can be immediately cancelled without reading it out. (The CPU can simply ignore
the data until the next interrupt arrives.)
For example, the CPU can also read out just the first 22 bytes (the data block section) of the corrected data, and
does not have to read out the unrequired 12 bytes (the layer 2 CRC and parity data).
Notes:
CRC indicates the layer 2 CRC check when the ERR flag is 1.
The CRC4 result is the data immediately preceding the point when the CCB output address (#FB) was input and CE
was high.
The HEAD flag is valid only for horizontal correction data output, i.e. when VH is 0.
See page 12 for details on VH blanking in the horizontal and vertical directions.
The RTIB flag is valid only for method A.
BLN0 to BLN7:
Indicates either the block number for the output data or the parity block number. The data blocks in
a single frame are numbered 0 to 189, and the parity blocks are numbered 0 to 81.
Parity block data is not output for post-vertical correction output.
No. 5876-9/16
LC72709E, 72709W
CNT1
CNT2
CNT1 (8 bits) CNT2 (8 bits)
Corrected data 176 bits
CRC (14 bits)
Parity (82 bits)
Indicates the presence of real-time information blocks
Layer 4 CRC shift register: Not all zeros.
Layer 4 CRC shift register: All zeros (no errors)
Data for the first block is being output (block No.0)
Data block data
Parity block data
Error correction and layer 2 CRC check OK
Either an uncorrectable error or the layer 2CRC check NG
Indicates data received with frame synchronization not achieved
Indicates data received with frame synchronization achieved
Indicates data received with block synchronization not achieved
Indicates data received with block synchronization achieved
Output with horizontal correction only
Output with horizontal and vertical corrections
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC72710LW | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72710W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72710LW | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72710W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC72711LW | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC72710 | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
| LC72710LW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
| LC72710W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC with On-Chip VICS Decoder |
| LC72711LW | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Mobile FM Multiplex Broadcast DARC Receiver IC |
| LC72711LW-E | 制造商:ON Semiconductor 功能描述:DARC DECODE-LSI - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。