- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄30734 > LC74986NWF SPECIALTY CONSUMER CIRCUIT, PQFP144 PDF資料下載
參數(shù)資料
| 型號： | LC74986NWF |
| 元件分類： | 消費家電 |
| 英文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| 封裝： | SQFP-144 |
| 文件頁數(shù)： | 10/15頁 |
| 文件大小： | 116K |
| 代理商： | LC74986NWF |
No.7713-4/15
LC74986NWF, 74986NWV
Continued from preceding page.
Signal type
Number of pins
Symbol
Description
Notes
Max85MHz(LC74986NWF),
Max40MHz(LC74986NWV)
Pixel clock
Clock enable
1
CLKI
Port A system clock
Max85MHz(LC74986NWF),
Max40MHz(LC74986NWV)
1
DCLKI
Display clock
Max85MHz(LC74986NWF),
Max40MHz(LC74986NWV)
1
VPBCK
Port B system clock
Positive logic
1
CLKIEN
Port A system clock enable
Fixed oscillator
Max85MHz(LC74986NWF),
Max40MHz(LC74986NWV)
1
XTAL
Used for the control bus and
various detection functions
System reset
Inverted logic
1
RST
System reset
External video
Inputs a video signal synchronized with the output
Dither processing possible. Image quality
adjustments not possible.
6-bit input also possible
Positive logic
8
VPB1
8
VPB2
8
VPB3
1
VPBEN
(VPBDEN)
External video signal
(input port B, dual output)
External video signal enable
(port B system composite data
enable)
Output Signals
Signal type
Number of pins
Symbol
Description
Notes
Dithered 6-bit output also possible
Dual output also possible. (Odd/even inversion possible)
First data
Dedicated dual system output. (Odd/even inversion
possible)
Second data
The sync signal, position, and polarity can be set.
The polarity can be set.
Video signals
Sync signals
Data enable signals
Pixel clocks
Clamp pulse
8
ROUT
R
8
GOUT
G
8
BOUT
B
8
ROUT_2 (VPB1)
8
GOUT_2 (VPB2)
8
BOUT_2 (VPB3)
1
HSO
VSO
DEHO
DEVO
Dual output
(input port B, external video
signal)
Horizontal sync signal
Vertical sync signal, composite signal
Horizontal data enable
Vertical data enable, composite enable
The polarity can be inverted.
1
CLKIO
Outputs the input clock
The polarity can be inverted. Divided-by-two output
possible in dual output mode.
1
DCLKO
Display clock
Output at the clamp position. The position can be
changed. The pulse width can be changed.
1
CLPP
Used for A/D conversion
Clamp levels
Divided output
signal for external
PLL circuit
Clamp level discrimination output
(Too large: low, too small: high, match: high
impedance)
1
CLPVPA1
VP1 clamp level
1
CLPVPA2
VP2 clamp level
1
CLPVPA3
VP3 clamp level
1
PLLHIO
For an external PLL circuit
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LC74986NWV | SPECIALTY CONSUMER CIRCUIT, PQFP144 |
| LC749870LG | SPECIALTY CONSUMER CIRCUIT, PBGA64 |
| LC749870W | SPECIALTY CONSUMER CIRCUIT, PQFP64 |
| LC749880T | SPECIALTY CONSUMER CIRCUIT, PQFP120 |
| LC749880T | SPECIALTY CONSUMER CIRCUIT, PQFP120 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| LC749870W | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Silicon gate NTSC/PAL/SECAM Digital Video Decoder |
| LC749880T | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:Silicon gate Image controller LSI for LCD-TV |
| LC749880T-E | 功能描述:視頻 IC RoHS:否 制造商:Fairchild Semiconductor 工作電源電壓:5 V 電源電流:80 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LC74FCT162245T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
| LC74FCT16245T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Dual 8-bit Bus Transceiver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。