欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LFEC15E-5FN484C
廠商: Lattice Semiconductor Corporation
文件頁數: 72/163頁
文件大小: 0K
描述: IC FPGA 10.2KLUTS 288I/O 484-BGA
標準包裝: 60
系列: EC
邏輯元件/單元數: 15400
RAM 位總計: 358400
輸入/輸出數: 352
電源電壓: 1.14 V ~ 1.26 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 484-BBGA
供應商設備封裝: 484-FPBGA(23x23)
其它名稱: 220-1232
7-3
Revision History
LatticeECP/EC Family Data Sheet
September 2005
02.0
Architecture
sysIO section has been updated.
DC & Switching
Characteristics
Recommended Operating Conditions has been updated with VCCPLL.
DC Electrical Characteristics table has been updated
Removed 5V Tolerant Input Buffer section.
Register-to-Register performance table has been updated (rev. G 0.28).
LatticeECP/EC External Switching Characteristics table has been
updated (rev. G 0.28).
LatticeECP/EC Internal Switching Characteristics table has been
updated (rev. G 0.28).
LatticeECP/EC Family Timing Adders have been updated (rev. G 0.28).
sysCLOCK PLL timing table has been updated (rev. G 0.28)
LatticeECP/EC sysCONFIG Port Timing specification table has been
updated (rev. G 0.28).
Master Clock table has been updated (rev. G 0.28).
JTAG Port Timing specification table has been updated (rev. G 0.28).
Pinout Information
Signal Description table has been updated with VCCPLL.
November 2005
02.1
DC & Switching
Characteristics
Pin-to-Pin Performance table has been updated (G 0.30)
- 4:1MUX, 8:1MUX, 16:1MUX, 32:1MUX
Register-to-Register Performance (G 0.30) - No timing number
changes.
External Switching Characteristics (G 0.30) - No timing number
changes.
Internal Switching Characteristics (G 0.30)
-tSUP_DSP, tHP_DSP, tSUO_DSP, tHO_DSP, tCOI_DSP, tCOD_DSP numbers
have been updated.
Family Timing Adders (G 0.30) - No timing number changes.
sysCLOCK PLL Timing (G 0.30) - No timing number changes.
sysCONFIG Port Timing Specifications (G 0.30) - No timing number
changes.
Master Clock (G 0.30) - No timing number changes.
JTAG Port Timing Specification (G 0.30) - No timing number changes.
Ordering Information
Added 208-PQFP lead-free part numbers.
March 2006
02.2
DC & Switching
Characteristics
Added footnote 3. to VCCAUX in the Recommended Operating Condi-
tions table.
January 2007
02.3
Architecture
EBR Asynchronous Reset section added.
February 2007
02.4
Architecture
Updated EBR Asynchronous Reset section.
Updated Maximum Number of Elements in a Block table - MAC value for
x9 changed to 2.
May 2007
02.5
Architecture
Updated text in Ripple Mode section.
November 2007
02.6
DC & Switching
Characteristics
Added JTAG Port Waveforms diagram.
Updated tRST timing information in the sysCLOCK PLL Timing table.
Pinout Information
Added Thermal Management text section.
Supplemental
Information
Updated title list.
February 2008
02.7
DC & Switching
Characteristics
Read/Write Mode (Normal) and Read/Write Mode with Input and Output
Registers waveforms in the EBR Memory Timing Diagrams section
have been updated.
September 2012
02.8
All
Updated document with new corporate logo.
Date
Version
Section
Change Summary
相關PDF資料
PDF描述
RBC10DREI-S13 CONN EDGECARD 20POS .100 EXTEND
VE-2TF-CW-F3 CONVERTER MOD DC/DC 72V 100W
GBC06DRXI CONN EDGECARD 12POS DIP .100 SLD
ATFC-0402-3N0-BT INDUCTOR THIN FILM 3.0NH 0402
ASM25DTMS-S189 CONN EDGECARD 50POS R/A .156 SLD
相關代理商/技術參數
參數描述
LFEC15E-5FN484I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-5FN672C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-5FN672I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-5Q208C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC15E-5Q208I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
主站蜘蛛池模板: 宝鸡市| 襄汾县| 水城县| 望江县| 镇巴县| 油尖旺区| 庐江县| 灵寿县| 长汀县| 桂东县| 昌宁县| 南丰县| 长泰县| 织金县| 德钦县| 宿松县| 舟山市| 澎湖县| 精河县| 遵化市| 晋州市| 威远县| 双桥区| 西畴县| 连平县| 原阳县| 林西县| 乃东县| 恩施市| 兴城市| 北碚区| 肥乡县| 习水县| 保靖县| 阿图什市| 临夏市| 安阳市| 宜兴市| 鹤壁市| 西和县| 双流县|