Table 2-7. Maximum Number of Elements in a Block Some options are available in four elements." />

欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào)： LFEC20E-3F672C
廠商： Lattice Semiconductor Corporation
文件頁數(shù)： 75/163頁
文件大小： 0K
描述： IC FPGA 19.7KLUTS 400I/O 672-BGA
標(biāo)準(zhǔn)包裝： 40
系列： EC
邏輯元件/單元數(shù)： 19700
RAM 位總計(jì)： 434176
輸入/輸出數(shù)： 400
電源電壓： 1.14 V ~ 1.26 V
安裝類型： 表面貼裝
工作溫度： 0°C ~ 85°C
封裝/外殼： 672-BBGA
供應(yīng)商設(shè)備封裝： 672-FPBGA（27x27）
其它名稱： 220-1234
2-16
Architecture
LatticeECP/EC Family Data Sheet
Table 2-7. Maximum Number of Elements in a Block
Some options are available in four elements. The input register in all the elements can be directly loaded or can be
loaded as shift registers from previous operand registers. In addition by selecting “dynamic operation” in the
‘Signed/Unsigned’ options the operands can be switched between signed and unsigned on every cycle. Similarly
by selecting ‘Dynamic operation’ in the ‘Add/Sub’ option the Accumulator can be switched between addition and
subtraction on every cycle.
MULT sysDSP Element
This multiplier element implements a multiply with no addition or accumulator nodes. The two operands, A and B,
are multiplied and the result is available at the output. The user can enable the input/output and pipeline registers.
Figure 2-19 shows the MULT sysDSP element.
Figure 2-19. MULT sysDSP Element
MAC sysDSP Element
In this case the two operands, A and B, are multiplied and the result is added with the previous accumulated value.
This accumulated value is available at the output. The user can enable the input and pipeline registers but the out-
put register is always enabled. The output register is used to store the accumulated value. A registered overflow
signal is also available. The overflow conditions are provided later in this document. Figure 2-20 shows the MAC
sysDSP element.
Width of Multiply
x9
x18
x36
MULT
841
MAC
2
—
MULTADD
4
2
—
MULTADDSUM
2
1
—
Multiplier
x
n
m
n
m
n
m
n
m
m+n
(default)
CLK (CLK0,CLK1,CLK2,CLK3)
CE (CE0,CE1,CE2,CE3)
RST(RST0,RST1,RST2,RST3)
Pipeline
Register
Input
Register
Multiplier
Multiplicand
Signed
Shift Register A In
Shift Register B In
Shift Register A Out
Shift Register B Out
Output
Input Data
Register A
Input Data
Register B
Output
Register
To
Multiplier
相關(guān)PDF資料
PDF描述
RCC12DRTS-S13 CONN EDGECARD 24POS .100 EXTEND
GEC12DRXI CONN EDGECARD 24POS DIP .100 SLD
VE-2TH-CW-F2 CONVERTER MOD DC/DC 52V 100W
VE-2TH-CW-F1 CONVERTER MOD DC/DC 52V 100W
LFEC15E-5FN484C IC FPGA 10.2KLUTS 288I/O 484-BGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LFEC20E-3F672CAU1 制造商:Lattice Semiconductor 功能描述:LFEC20E-3F672CAU1
LFEC20E-3F672I 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 19.7 LUT 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
LFEC20E-3F900C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-3F900I 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
LFEC20E-3FN256C 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:LatticeECP/EC Family Data Sheet
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*
主站蜘蛛池模板： 攀枝花市| 沈丘县| 泊头市| 出国| 化州市| 平山县| 庆安县| 姜堰市| 江陵县| 通榆县| 稷山县| 闵行区| 山东| 潼南县| 天台县| 河曲县| 宜宾市| 汪清县| 龙里县| 池州市| 社会| 开平市| 泽库县| 广昌县| 大厂| 乐亭县| 连州市| 区。| 浮梁县| 增城市| 吴忠市| 米脂县| 泰州市| 襄垣县| 永泰县| 北辰区| 黑河市| 安国市| 新平| 子长县| 淳化县|