欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LFX1200C-03F900I
廠商: LATTICE SEMICONDUCTOR CORP
元件分類: FPGA
英文描述: The ispXPGA architecture
中文描述: FPGA, 3844 CLBS, 1250000 GATES, PBGA900
封裝: FPBGA-900
文件頁數: 1/89頁
文件大小: 941K
代理商: LFX1200C-03F900I
www.latticesemi.com
1
xpga_04
ispXPGA
Family
March 2003
Preliminary Data Sheet
TM
2003 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The speci
fi
cations and information herein are subject to change without notice.
Non-volatile, In
fi
nitely Recon
fi
gurable
Instant-on - Powers up in microseconds via
on-chip E
2
CMOS
based memory
No external con
fi
guration memory
Excellent design security, no bit stream to intercept
Recon
fi
gure SRAM based logic in milliseconds
High Logic Density for System-level
Integration
139K to 1.25M system gates
160 to 496 I/O
1.8V, 2.5V, and 3.3V V
CC
operation
Up to 414Kb sysMEM embedded memory
High Performance Programmable Function
Unit (PFU)
Four LUT-4 per PFU supports wide and narrow
functions
Dual
fl
ip-
fl
ops per LUT-4 for extensive pipelining
Dedicated logic for adders, multipliers, multiplex-
ers, and counters
Variable-Length Interconnect Routing
Technology
Optimum speed, power, and
fl
exibility for logic
interconnections
Flexible Memory Resources
Multiple sysMEM Embedded RAM Blocks
– Single port, Dual port, and FIFO operation
64-bit distributed memory in each PFU
– Single port, Double port, FIFO, and Shift
Register operation
Table 1. ispXPGA Family Selection Guide
Eight sysCLOCK Phase Locked Loops
(PLLs) for Clock Management
True PLL technology
10MHz to 320MHz operation
Clock multiplication and division
Phase adjustment
Shift clocks in 250ps steps
sysIO for High System Performance
High speed memory support through SSTL and
HSTL
Advanced buses supported through PCI, GTL+,
LVDS, BLVDS, and LVPECL
Standard logic supported through LVTTL,
LVCMOS 3.3, 2.5, and 1.8
Programmable drive strength for series termination
Programmable bus maintenance
sysHSI Capability for Ultra Fast Serial
Communications
Up to 850Mbps performance
Up to 20 channels per device
Built in Clock Data Recovery (CDR) and
Serialization and De-serialization (SERDES)
Flexible Programming, Recon
fi
guration,
and Testing
IEEE 1532 and 1149.1 compliant
Microprocessor con
fi
guration interface
Program E
CMOS while operating from SRAM
2
ispXPGA 125
ispXPGA 200
ispXPGA 500
ispXPGA 1200
System Gates
139K
210K
476K
1.25M
PFUs
484
676
1764
3844
LUT-4s
1936
2704
7056
15376
Logic FFs
3.8K
5.4K
14.1K
30.7K
sysMEM Memory
92K
111K
184K
414K
Distributed Memory
30K
43K
112K
246K
EBR
20
24
40
90
sysHSI Channels
4
8
12
20
User I/O
160/176
160/208
336
496
Packaging
256 fpBGA
516 fpBGA
1
256 fpBGA
516 fpBGA
1
516 fpBGA
1
900 fpBGA
680 fpSBGA
900 fpBGA
1
1. Thermally enhanced package.
Note: LFX1200B/C is preliminary, LFX125/200/500B/C information is advanced.
相關PDF資料
PDF描述
LFX1200C-04F900C The ispXPGA architecture
LFX500C-3F900C Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:16-26 RoHS Compliant: No
LFX1200C-3F900C Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:16-26 RoHS Compliant: No
LFX500C-3F900I Circular Connector; No. of Contacts:26; Series:; Body Material:Aluminum; Connecting Termination:Solder; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Box Mount Receptacle; Insert Arrangement:16-26 RoHS Compliant: No
LFX1200C-3F900I The ispXPGA architecture
相關代理商/技術參數
參數描述
LFX1200C-03FE680C 功能描述:FPGA - 現場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200C-03FEN680C 功能描述:FPGA - 現場可編程門陣列 1.25M Gt ispJTAG 1. 8V -3 Spd RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200C-03FEN680C2 功能描述:FPGA - 現場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200C-04F900C 功能描述:FPGA - 現場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
LFX1200C-04FE680C 功能描述:FPGA - 現場可編程門陣列 15376 LUT-4 496 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
主站蜘蛛池模板: 鄂州市| 兴安县| 镇远县| 安义县| 武威市| 禄劝| 普洱| 台山市| 新巴尔虎左旗| 青铜峡市| 新化县| 白玉县| 临澧县| 来宾市| 昌吉市| 吉首市| 泉州市| 武夷山市| 井冈山市| 灯塔市| 施秉县| 安新县| 恩平市| 开平市| 海兴县| 潞西市| 常山县| 莱州市| 江川县| 临沧市| 宽城| 海门市| 壤塘县| 桃园县| 南丰县| 梅河口市| 东明县| 湖州市| 建水县| 湛江市| 西贡区|