- 您現在的位置：買賣IC網 > PDF目錄361036 > LMC555CBPEVAL (National Semiconductor Corporation) CMOS Timer PDF資料下載
參數資料
| 型號： | LMC555CBPEVAL |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | CMOS Timer |
| 中文描述： | 的CMOS定時器 |
| 文件頁數： | 5/12頁 |
| 文件大小： | 318K |
| 代理商： | LMC555CBPEVAL |
Application Info
MONOSTABLE OPERATION
In this mode of operation, the timer functions as a one-shot
(Figure 1). The external capacitor is initially held discharged
by internal circuitry. Upon application of a negative trigger
pulse of less than 1/3 V
S
to the Trigger terminal, the flip-flop
is set which both releases the short circuit across the capaci-
tor and drives the output high.
The voltage across the capacitor then increases exponen-
tially for a period of t
= 1.1 R
C, which is also the time that
the output stays high, at the end of which time the voltage
equals 2/3 V
. The comparator then resets the flip-flop which
in turn discharges the capacitor and drives the output to its
low state. Figure 2 shows the waveforms generated in this
mode of operation. Since the charge and the threshold level
of the comparator are both directly proportional to supply
voltage, the timing internal is independent of supply.
Reset overrides Trigger, which can override threshold.
Therefore the trigger pulse must be shorter than the desired
t
. The minimum pulse width for the Trigger is 20ns, and it is
400ns for the Reset. During the timing cycle when the output
is high, the further application of a trigger pulse will not effect
the circuit so long as the trigger input is returned high at least
10μs before the end of the timing interval. However the cir-
cuit can be reset during this time by the application of a
negative pulse to the reset terminal. The output will then re-
main in the low state until a trigger pulse is again applied.
When the reset function is not use, it is recommended that it
be connected to V
+
to avoid any possibility of false triggering.
Figure 3is a nomograph for easy determination of RC values
for various time delays.
Note:
In monstable operation, the trigger should be driven high before the
end of timing cycle.
ASTABLE OPERATION
If the circuit is connected as shown in Figure 4 (Trigger and
Threshold terminals connected together) it will trigger itself
and free run as a multivibrator. The external capacitor
charges through R
A
+ R
B
and discharges through R
B
. Thus
the duty cycle may be precisely set by the ratio of these two
resistors.
In this mode of operation, the capacitor charges and dis-
charges between 1/3 V
and 2/3 V
. As in the triggered
mode, the charge and discharge times, and therefore the fre-
quency are independent of the supply voltage.
Figure 5 shows the waveform generated in this mode of
operation.
DS008669-4
FIGURE 1. Monostable (One-Shot)
DS008669-10
V
CC
= 5V
TIME = 0.1 ms/Div.
R
A
= 9.1k
C = 0.01μF
Top Trace: Input 5V/Div.
Middle Trace: Output 5V/Div.
Bottom Trace: Capacitor Voltage 2V/Div.
FIGURE 2. Monostable Waveforms
DS008669-11
FIGURE 3. Time Delay
DS008669-5
FIGURE 4. Astable (Variable Duty Cycle Oscillator)
L
www.national.com
5
相關PDF資料 |
PDF描述 |
|---|---|
| LMC555CN | CMOS Timer |
| LMC555 | CMOS Timer |
| LMC555CM | CMOS Timer |
| LMC555CMM | CMOS Timer |
| LMC555CMMX | CMOS Timer |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LMC555CBPX | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| LMC555CBPX/NOPB | 功能描述:IC OSC MONO TMING 3MHZ 8MICROSMD RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 可編程計時器和振蕩器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:45 系列:- 類型:溫度 - 補償晶體振蕩器（TCXO） 計數:- 頻率:25MHz 電源電壓:3.135 V ~ 3.465 V 電流 - 電源:1.5mA 工作溫度:-40°C ~ 85°C 封裝/外殼:16-SOIC（0.295"，7.50mm 寬） 包裝:管件 供應商設備封裝:16-SOIC W 安裝類型:表面貼裝 |
| LMC555CH | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS Timer(86.50 k) |
| LMC555CM | 功能描述:計時器和支持產品 RoHS:否 制造商:Micrel 類型:Standard 封裝 / 箱體:SOT-23 內部定時器數量:1 電源電壓-最大:18 V 電源電壓-最小:2.7 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝:Reel |
| LMC555CM NOPB | 制造商:National Semiconductor 功能描述:Standard Timer Single 8-Pin SOIC N Rail |
發布緊急采購，3分鐘左右您將得到回復。