欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LMK04002BISQ/NOPB
廠商: National Semiconductor
文件頁數: 1/65頁
文件大小: 0K
描述: IC CLOCK CONDITIONER W/PLL 48LLP
標準包裝: 1,000
系列: PowerWise®
類型: 時鐘調節器
PLL:
輸入: LVCMOS
輸出: LVCMOS,2VPECL,LVPECL
電路數: 1
比率 - 輸入:輸出: 2:7
差分 - 輸入:輸出: 是/是
頻率 - 最大: 1.75GHz
除法器/乘法器: 是/是
電源電壓: 3.15 V ~ 3.45 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-WFQFN 裸露焊盤
供應商設備封裝: 48-LLP(7x7)
包裝: 帶卷 (TR)
其它名稱: LMK04002BISQ
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
LMK04000 Family Low-Noise Clock Jitter Cleaner with Cascaded PLLs
1
FEATURES
23
Cascaded PLLatinum PLL Architecture
Support Clock Rates up to 1080 MHz
PLL1
Default Clock Output (CLKout2) at power up
Phase Detector Rate of up to 40 MHz
Five Dedicated Channel Divider and Delay
Blocks
Integrated Low-Noise Crystal Oscillator
Circuit
Pin Compatible Family of Clocking Devices
Dual Redundant Input Reference Clock
Industrial Temperature Range: -40 to 85 °C
with LOS
3.15 V to 3.45 V Operation
PLL2
Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)
Normalized [1 Hz] PLL Noise Floor of -
224 dBc/Hz
APPLICATIONS
Phase Detector Rate up to 100 MHz
Data Converter Clocking
Input Frequency-Doubler
Wireless Infrastructure
Integrated Low-Noise VCO
Networking, SONET/SDH, DSLAM
Ultra-Low RMS Jitter Performance
Medical
150 fs RMS Jitter (12 kHz – 20 MHz)
Military / Aerospace
200 fs RMS Jitter (100 Hz – 20 MHz)
Test and Measurement
LVPECL/2VPECL, LVDS, and LVCMOS outputs
Video
DESCRIPTION
The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and
distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module. Using a
cascaded PLLatinum architecture combined with an external crystal and varactor diode, the LMK04000 family
provides sub-200 femtosecond (fs) root mean square (RMS) jitter performance.
The cascaded architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal
oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-
noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured
to either work with an external VCXO module or use the integrated crystal oscillator with an external crystal and
a varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise
(offsets below 50 kHz) of the VCXO module or the crystal to clean the input clock. The output of PLL1 is used as
the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be
optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the
VCXO module or crystal used in PLL1.
The LMK04000 family features dual redundant inputs, five differential outputs, and an optional default-clock upon
power up. The input block is equipped with loss of signal detection and automatic or manual selection of the
reference clock. Each clock output consists of a programmable divider, a phase synchronization circuit, a
programmable delay, and an LVDS, LVPECL, or LVCMOS output buffer. The default startup clock is available on
CLKout2 and it can be used to provide an initial clock for the field-programmable gate array (FPGA) or
microcontroller that programs the jitter cleaner during the system power up sequence.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
PLLatinum is a trademark of Texas Instruments.
3
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright 2008–2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相關PDF資料
PDF描述
VE-J11-MZ-F4 CONVERTER MOD DC/DC 12V 25W
LMK04001BISQ/NOPB IC CLOCK CONDITIONER W/PLL 48LLP
VI-JVY-MZ-F3 CONVERTER MOD DC/DC 3.3V 16.5W
LMK04000BISQ/NOPB IC CLOCK CONDITIONER W/PLL 48LLP
VI-JVT-MZ-F2 CONVERTER MOD DC/DC 6.5V 25W
相關代理商/技術參數
參數描述
LMK04002BISQX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04002BISQX/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04010BISQ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
LMK04010BISQ/NOPB 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel
LMK04010BISQE 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs
主站蜘蛛池模板: 垫江县| 台南县| 恩施市| 巴中市| 陕西省| 灯塔市| 沁阳市| 新野县| 定远县| 保德县| 汶川县| 闽清县| 嵩明县| 东乡县| 红河县| 武汉市| 阿克陶县| 长沙县| 吴忠市| 滨海县| 公安县| 类乌齐县| 永吉县| 京山县| 临武县| 汉阴县| 呼图壁县| 西乌珠穆沁旗| 大丰市| 安泽县| 山东| 宣武区| 聂拉木县| 衡阳县| 肇州县| 大同市| 察雅县| 绵竹市| 桦南县| 绥阳县| 金寨县|