- 您現在的位置：買賣IC網 > PDF目錄15733 > LMK04031BEVALXO (National Semiconductor)BOARD EVAL PREC CLOCK PLL XO PDF資料下載
參數資料
| 型號： | LMK04031BEVALXO |
| 廠商： | National Semiconductor |
| 文件頁數： | 1/65頁 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL PREC CLOCK PLL XO |
| 標準包裝： | 1 |
| 系列： | PowerWise® |
| 主要目的： | 計時，時鐘調節器 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | LMK04031 |
| 主要屬性： | 122.88 MHz 晶體 |
| 次要屬性： | 集成式 PLL 和 VCO |
| 已供物品： | 板，線纜 |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
SNOSAZ8J – SEPTEMBER 2008 – REVISED SEPTEMBER 2011
LMK04000 Family Low-Noise Clock Jitter Cleaner with Cascaded PLLs
1
FEATURES
23
Cascaded PLLatinum PLL Architecture
Support Clock Rates up to 1080 MHz
–
PLL1
Default Clock Output (CLKout2) at power up
–
Phase Detector Rate of up to 40 MHz
Five Dedicated Channel Divider and Delay
Blocks
–
Integrated Low-Noise Crystal Oscillator
Circuit
Pin Compatible Family of Clocking Devices
–
Dual Redundant Input Reference Clock
Industrial Temperature Range: -40 to 85 °C
with LOS
3.15 V to 3.45 V Operation
–
PLL2
Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)
–
Normalized [1 Hz] PLL Noise Floor of -
224 dBc/Hz
APPLICATIONS
–
Phase Detector Rate up to 100 MHz
Data Converter Clocking
–
Input Frequency-Doubler
Wireless Infrastructure
–
Integrated Low-Noise VCO
Networking, SONET/SDH, DSLAM
Ultra-Low RMS Jitter Performance
Medical
–
150 fs RMS Jitter (12 kHz – 20 MHz)
Military / Aerospace
–
200 fs RMS Jitter (100 Hz – 20 MHz)
Test and Measurement
LVPECL/2VPECL, LVDS, and LVCMOS outputs
Video
DESCRIPTION
The LMK04000 family of precision clock conditioners provides low-noise jitter cleaning, clock multiplication and
distribution without the need for high-performance voltage controlled crystal oscillators (VCXO) module. Using a
cascaded PLLatinum architecture combined with an external crystal and varactor diode, the LMK04000 family
provides sub-200 femtosecond (fs) root mean square (RMS) jitter performance.
The cascaded architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal
oscillator circuit, and a high-performance voltage controlled oscillator (VCO). The first PLL (PLL1) provides a low-
noise jitter cleaner function while the second PLL (PLL2) performs the clock generation. PLL1 can be configured
to either work with an external VCXO module or use the integrated crystal oscillator with an external crystal and
a varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise
(offsets below 50 kHz) of the VCXO module or the crystal to clean the input clock. The output of PLL1 is used as
the clean input reference to PLL2 where it locks the integrated VCO. The loop bandwidth of PLL2 can be
optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the
VCXO module or crystal used in PLL1.
The LMK04000 family features dual redundant inputs, five differential outputs, and an optional default-clock upon
power up. The input block is equipped with loss of signal detection and automatic or manual selection of the
reference clock. Each clock output consists of a programmable divider, a phase synchronization circuit, a
programmable delay, and an LVDS, LVPECL, or LVCMOS output buffer. The default startup clock is available on
CLKout2 and it can be used to provide an initial clock for the field-programmable gate array (FPGA) or
microcontroller that programs the jitter cleaner during the system power up sequence.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
2
PLLatinum is a trademark of Texas Instruments.
3
All other trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Copyright 2008–2011, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
相關PDF資料 |
PDF描述 |
|---|---|
| A3DKA-3418M | IDC CABLE- AKR34A/ AE34M / APK34 |
| V375C24E75B2 | CONVERTER MOD DC/DC 24V 75W |
| 1838285-3 | CONN FEMALE M8 4POS STR 5M CABLE |
| V375C24E75BG2 | CONVERTER MOD DC/DC 24V 75W |
| VE-B01-EY-F2 | CONVERTER MOD DC/DC 12V 50W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LMK04031BISQ | 制造商:Texas Instruments 功能描述:Clock Conditioner 48-Pin LLP EP T/R |
| LMK04031BISQ/NOPB | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04031BISQE | 制造商:Texas Instruments 功能描述:PRECISION CLOCK CONDITIONER, 48LLP |
| LMK04031BISQE/NOPB | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| LMK04031BISQX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Low-Noise Clock Jitter Cleaner with Cascaded PLLs |
發布緊急采購，3分鐘左右您將得到回復。