欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數資料
型號: LMX2354SLB
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: XO, clock
英文描述: PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer
中文描述: PLL FREQUENCY SYNTHESIZER, 2500 MHz, QCC24
封裝: PLASTIC, CSP-24
文件頁數: 17/23頁
文件大小: 403K
代理商: LMX2354SLB
Programming Description
(Continued)
5.2 RF_N Register
If the control bits (CTL[2:0]) are 1 1, data is transferred from the 24-bit shift register into the RF_N register latch which sets the
RF PLL’s programmable N counter register and various control functions. The RF N counter consists of a 2-bit A counter, 2-bit B
counter, 11-bit C counter, and a 4-bit fractional counter. For proper operation, C_WORD
^
MAX{A_WORD, B_WORD}+2. Serial
data format is shown below.
MSB
RF_CTL_WORD
[2:0]
23
LSB
C_WORD [10:0]
B_WORD [1:0]
A_WORD [1:0]
FRAC_CONT [3:0]
1
1
21 20
10 9
8
7
6 5
2 1
0
5.2.1.1 RF_CTL_WORD
(RF_N[21]–RF_N[23])
MSB
LSB
RF_CNT_RST
PWDN_RF
PRESC_SEL
5.2.1.2 RF/IF Control Word Truth Table
BIT
FUNCTION
0
1
IF_CNT_RST/RF_CNT_RST
PWDN_IF/PWDN_RF
PWDN_MODE
IF/RF counter reset
IF/RF power down
Power down mode
select
Prescaler Modulus
Select
Normal Operation
Powered up
Asynchronous power
down
8/9/12/13
0.5 GHz–1.2 GHz
Reset
Powered down
Synchronous power
down
16/17/20/21
1.2 GHZ–2.5 GHZ
PRESC_SEL
LMX2354
The
Counter Reset
enable bit when activated allows the reset of both N and R counters. Upon powering up, the N counter
resumes counting in “close” alignment with the R counter (the maximum error is one prescaler cycle).
Activation of the PLL
power down
bits result in the disabling of the respective N counter divider and de-biasing of its respective
fin inputs (to a high impedance state). The respective R counter functionality also becomes disabled when the power down bit is
activated. The OSC
pin reverts to a high impedance state when both RF and IF power down bits are asserted. Power down
forces the respective charge pump and phase comparator logic to a TRI-STATE condition. The MICROWIRE control register
remains active and capable of loading and latching in data during all of the power down modes.
Both synchronous and asynchronous power down modes are available with the LMX235x family in order to adapt to different
types of applications. The power down mode bit IF_N[21] is used to select between synchronous and asynchronous power down.
The MICROWIRE control register remains active and capable of loading and latching in data during all of the power down modes.
Synchronous Power Down Mode
One of the PLL loops can be synchronouslypowered down by first setting the power down mode bit HIGH (IF_N[21] = 1) and then
asserting its power down bit (IF_N[22] or RF_N[22] = 1). The power down function is gated by the charge pump. Once the power
down bit is loaded, the part will go into power down mode upon the completion of a charge pump pulse event.
Asynchronous Power Down Mode
One of the PLL loops can be asynchronously powered down by first setting the power down mode bit LOW (IF_N[21] = 0) and
then asserting its power down bit (IF_N[22] or RF_N[22] = 1). The power down function is NOT gated by the charge pump. Once
the power down bit is loaded, the part will go into power down mode immediately.
Prescaler select
is used to set the RF prescaler. The LMX2354 contains quadruple modulus prescalers. It uses the 16/17/20/21
prescaler mode to operate at 1.2 GHz–2.5 GHz. In addition, it can use the 8/9/12/13 prescaler to operate at 550 MHz–1.2 GHz.
L
www.national.com
17
相關PDF資料
PDF描述
LMX2355SLB PLLatinum Fractional N RF/ Integer N IF Dual Low Power Frequency Synthesizer
LMX2430 PLLatinum Dual High Frequency Synthesizer for RF Personal Communications
LMX2433TM PLLatinum Dual High Frequency Synthesizer for RF Personal Communications
LMX2433TMX PLLatinum Dual High Frequency Synthesizer for RF Personal Communications
LMX2434 PLLatinum Dual High Frequency Synthesizer for RF Personal Communications
相關代理商/技術參數
參數描述
LMX2354SLBX 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
LMX2354SLBX/NOPB 功能描述:IC FREQ SYNTH DUAL 24-LAMCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發生器,PLL,頻率合成器 系列:PLLatinum™ 標準包裝:39 系列:- 類型:* PLL:帶旁路 輸入:時鐘 輸出:時鐘 電路數:1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:* 封裝/外殼:* 供應商設備封裝:* 包裝:*
LMX2354SLDX 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
LMX2354SLEX 制造商:Texas Instruments 功能描述:
LMX2354TM 制造商:Texas Instruments 功能描述:PLL Frequency Synthesizer Dual 10MHz to 2500MHz 24-Pin TSSOP Rail 制造商:Texas Instruments 功能描述:2.5GHZ/550MHZ PLL 2354 TSSOP24 制造商:Texas Instruments 功能描述:IC, DUAL FREQ SYNTHESIZER 2.5GHZ 24-TSSOP, PLL Type:Frequency Synthesis, Frequen
主站蜘蛛池模板: 阆中市| 瓦房店市| 惠水县| 新宁县| 孟村| 宁夏| 孝昌县| 江陵县| 乌拉特前旗| 鄂伦春自治旗| 郯城县| 于都县| 平罗县| 广灵县| 武宣县| 乌苏市| 郯城县| 德庆县| 延庆县| 广丰县| 揭东县| 津市市| 都江堰市| 克东县| 壤塘县| 榕江县| 梓潼县| 大关县| 大理市| 东丽区| 尚义县| 石楼县| 城固县| 加查县| 汕尾市| 长治市| 竹山县| 杭锦后旗| 南溪县| 锦州市| 陆丰市|