欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號(hào): LMX2531LQ1650E
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: XO, clock
英文描述: PLLatinum High Performance Frequency Synthesizer System with Integrated VCO
中文描述: PLL FREQUENCY SYNTHESIZER, 80 MHz, QCC36
封裝: 6 X 6 MM, 0.80 MM HEIGHT, LEAD FREE, LLP-36
文件頁(yè)數(shù): 17/25頁(yè)
文件大小: 589K
代理商: LMX2531LQ1650E
2.0 General Programming Information
(Continued)
2.4 REGISTER R3
2.4.1 DEN[21:12] -- Extension for the Fractional Denominator
These are the MSB bits of the fractional denominator (DEN word), which have already been discussed.
2.4.2 FoLD[3:0] -- Multiplexed Output for Ftest/LD Pin
The FoLD[3:0] word is used to program the output of the FoLD Pin in accordance with the table below:
FoLD
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Output Type
High Impedance
Push-Pull
Push-Pull
Push-Pull
N/A
Push-Pull
Open-Drain
Push-Pull
N/A
N/A
N/A
N/A
N/A
N/A
N/A
N/A
Function
Disabled
Logical "High" State
Logical "Low" State
Digital Lock Detect
Reserved
RF N Counter divided by 2
Analog Lock Detect
Analog Lock Detect
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
2.4.3 ORDER -- Order of Delta Sigma Modulator
This bit determines the order of the delta sigma modulator in the PLL. In general, higher order fractional modulators tend to
reduce the primary fractional spurs that occur at increments of the channel spacing, but can also create spurs that are at a fraction
of the channel spacing, if there is not sufficient filtering. The optimal choice of modulator order is very application specific,
however, a third order modulator is a good starting point if not sure what to try first.
ORDER
0
Delta Sigma Modulator Order
Fourth
Reset Modulator
(Integer Mode -- all fractions are ignored)
Second
Third
1
2
3
2.4.4 DITHER -- Dithering
Dithering is useful in reducing fractional spurs, especially those that occur a a fraction of the channel spacing. The only exception
is when the fractional numerator is zero. In this case, dithering usually is not a benefit. Dithering also can sometimes increase the
PLL phase noise by a fraction of a dB. In general, if dithering is disabled, phase noise may be slightly better inside the loop
bandwidth of the system, but spurs are likely to be worse too.
DITHER
0
1
2
3
Dithering Mode
Weak Dithering
Reserved
Strong Dithering
Dithering Disabled
2.4.5 FDM -- Fractional Denominator Mode
When this bit is set to 1, the 10 MSB bits for the fractional numerator and denominator are considered. Otherwise they are
ignored. When this bit is disabled, the current consumption is about 0.5 mA lower.
L
www.national.com
17
相關(guān)PDF資料
PDF描述
LMX2531LQ1778E PLLatinum High Performance Frequency Synthesizer System with Integrated VCO
LMX2531LQ2080E PLLatinum High Performance Frequency Synthesizer System with Integrated VCO
LMX2531LQ2265E OPTOCOUPLER, TRANSISTOR O/P; Channels, No. of:1; Voltage, isolation:5300V; Output type:Transistor; Current, input:60mA; Voltage, output max:55V; Case style:DIL; Temperature, operating range:-55(degree C) to ?(degree C); Approval RoHS Compliant: Yes
LMX2531LQ2570E PLLatinum High Performance Frequency Synthesizer System with Integrated VCO
LMX2531LQ1910E PLLatinum High Performance Frequency Synthesizer System with Integrated VCO
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
LMX2531LQ1650E/NOPB 功能描述:鎖相環(huán) - PLL HIGH PERF FREQUENCY SYNTHESIZER SYSTEM RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
LMX2531LQ1700E 制造商:NSC 制造商全稱:National Semiconductor 功能描述:High Performance Frequency Synthesizer System with Integrated VCO
LMX2531LQ1700E/NOPB 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
LMX2531LQ1742 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:SYNTHESIZER SYSTEM POWERWISE SMD
LMX2531LQ1742/NOPB 功能描述:鎖相環(huán) - PLL RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray
主站蜘蛛池模板: 论坛| 海城市| 元谋县| 河东区| 温宿县| 古交市| 冷水江市| 上思县| 屏南县| 商丘市| 定边县| 威信县| 容城县| 长汀县| 宁南县| 锡林浩特市| 日照市| 高陵县| 彰化县| 郓城县| 东乌珠穆沁旗| 馆陶县| 宾阳县| 遵化市| 东源县| 新沂市| 建平县| 孟州市| 三明市| 隆回县| 绥化市| 常州市| 安龙县| 裕民县| 繁昌县| 泾川县| 饶河县| 张家界市| 德兴市| 郁南县| 苍溪县|