- 您現在的位置：買賣IC網 > Datasheet目錄41 > LTC1968IMS8#TRPBF (Linear Technology)IC CONVERTER RMS-DC PREC 8MSOP Datasheet資料下載
參數資料
| 型號： | LTC1968IMS8#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 15/28頁 |
| 文件大小： | 296K |
| 描述： | IC CONVERTER RMS-DC PREC 8MSOP |
| 標準包裝： | 2,500 |
| 電流 - 電源： | 2.3mA |
| 電源電壓： | 5.0V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 8-MSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
15
LTC1968
1968f
Reducing Ripple with a Post Filter
The output ripple is always much larger than the DC error,
so filtering out the ripple can reduce the peak error
substantially, without the large settling time penalty of
simply increasing the averaging capacitor.
Figure 12 shows a basic 2nd order post filter, for a net 3rd
order filtering of the LTC1968 RMS calculation. It uses the
12.5k& output impedance of the LTC1968 as the first re-
sistor of a 3rd order Sallen-Key active-RC filter. This topol-
ogy features a buffered output, which can be desirable
depending on the application. However, there are disad-
vantages to this topology, the first of which is that the op
amp input voltage and current errors directly degrade the
effective LTC1968 V
OOS
. The table inset in Figure 12 shows
these errors for four of Linear Technologys op amps.
A second disadvantage is that the op amp output has to
operate over the same range as the LTC1968 output, includ-
ing ground, which in single supply applications is the nega-
tive supply. Although the LTC1968 output will function fine
just millivolts from the rail, most op amp output stages (and
even some input stages) will not. There are at least two ways
to address this. First of all, the op amp can be operated split
supply if a negative supply is available. Just the op amp
would need to do so; the LTC1968 can remain single sup-
ply. A second way to address this issue is to create a signal
reference voltage a half volt or so above ground. This is most
attractive when the circuitry that follows has a differential
input, so that the tolerance of the signal reference is not a
APPLICATIO S I FOR ATIO
U
U
U
concern. To do this, tie all three ground symbols shown in
Figure 12 to the signal reference, as well as to the differ-
ential return for the circuitry that follows.
Figure 13 shows an alternative 2nd order post filter, for a
net 3rd order filtering of the LTC1968 RMS calculation. It
also uses the 12.5k& output impedance of the LTC1968 as
the first resistor of a 3rd order active-RC filter, but this
topology filters without buffering so that the op amp DC
error characteristics do not affect the output. Although the
output impedance of the LTC1968 is increased from 12.5k&
to 41.9k&, this is not an issue with an extremely high input
impedance load, such as a dual-slope integrating ADC like
the ICL7106. And it allows a generic op amp to be used,
such as the SOT-23 one shown. Furthermore, it easily
works on a single supply rail by tying the noninverting
input of the op amp to a low noise reference as optionally
shown. This reference will not change the DC voltage at the
circuit output, although it does become the AC ground for
the filter, thus the (relatively) low noise requirement.
Step Responses with a Post Filter
Both of the post filters, shown in Figures 12 and 13, are
optimized for additional filtering with clean step re-
sponses. The 12.5k& output impedance of the LTC1968
working into a 10礔 capacitor forms a 1st order LPF with
a 3dB frequency of ~1.27Hz. The two filters have 10礔
at the LTC1968 output for easy comparison with a
10礔-only case, and both have the same relative Bessel-
like shape. However, because of the topological differ-
ences of pole placements between the various compo-
nents within the two filters, the net effective bandwidth
for Figure 12 is slightly higher (H1.2 " 1.27 H 1.52Hz) than
with 10礔 alone, while the bandwidth for Figure 13 is
Figure 13. DC Accurate Post Filter
Figure 12. Buffered Post Filter
LTC1968
C
AVE
10礔
5
6
R1
5.6k
R2
24.9k
R
B
C2
1礔
C1
10礔
LT1077
1968 F12
OP AMP
LTC1968 V
OOS
V
IOS
I
B/OS
" R
TOTAL OFFSET
R
B
VALUE
I
SQ
LT1494
?75礦
?1礦
?.1mV
43k
1礎
LT1880
?50礦
?8礦
?40礦
SHORT
1.2mA
LT1077
?0礦
?8礦
?58礦
43k
48礎
LTC2054
?礦
?3礦
?66礦
SHORT
150礎
?50礦
LTC1968
C
AVE
10礔
5
6
OTHER
REF VOLTAGE,
SEE TEXT
R1
29.4k
R2
100k
C1
2.2礔
C2
2.2礔
LT1782
1068 F13
相關PDF資料 |
PDF描述 |
|---|---|
| LTC3100EUD#TRPBF | IC REG BUCK/BOOST/LINEAR 16-QFN |
| LTC3104IMSE#TRPBF | IC REG DL BCK/LINEAR SYNC 16MSOP |
| LTC3445EUF#TRPBF | IC REG TRPL BUCK/LINEAR 24-QFN |
| LTC3446IDE#PBF | IC REG TRPL BCK/LINEAR 14-DFN |
| LTC3537EUD#TRPBF | IC REG DL BST/LINEAR SYNC 16-QFN |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC1980EGN | 功能描述:IC PWM BATT CHARGER/CONV 24-SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:電池監控器 電池化學:堿性，鋰離子，鎳鎘，鎳金屬氫化物 電源電壓:1 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-6 包裝:帶卷 (TR) |
| LTC1980EGN#PBF | 功能描述:IC PWM BATT CHARGER/CONV 24-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:電池監控器 電池化學:堿性，鋰離子，鎳鎘，鎳金屬氫化物 電源電壓:1 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-6 包裝:帶卷 (TR) |
| LTC1980EGN#TR | 功能描述:IC PWM BATT CHARGER/CONV 24-SSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:電池監控器 電池化學:堿性，鋰離子，鎳鎘，鎳金屬氫化物 電源電壓:1 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-6 包裝:帶卷 (TR) |
| LTC1980EGN#TRPBF | 功能描述:IC PWM BATT CHARGER/CONV 24-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 電池管理 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 功能:電池監控器 電池化學:堿性，鋰離子，鎳鎘，鎳金屬氫化物 電源電壓:1 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-6 包裝:帶卷 (TR) |
| LTC1981ES5 | 制造商:Linear Technology 功能描述:MOSFET DRVR 1-OUT Hi Side 5-Pin TSOT-23 |
發布緊急采購，3分鐘左右您將得到回復。