- 您現在的位置：買賣IC網 > Datasheet目錄42 > LTC4252A-1IMS#TRPBF (Linear Technology)IC CNTRLR HOTSWAP NEGVOLT 10MSOP Datasheet資料下載
參數資料
| 型號： | LTC4252A-1IMS#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 21/36頁 |
| 文件大小： | 328K |
| 描述： | IC CNTRLR HOTSWAP NEGVOLT 10MSOP |
| 標準包裝： | 2,500 |
| 類型： | 熱交換控制器 |
| 應用： | 通用 |
| 內部開關： | 無 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 10-MSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
LTC4252-1/LTC4252-2
LTC4252A-1/LTC4252A-2
21
425212fe
For more information www.linear.com/LTC4252-1
applicaTions inForMaTion
As seen in Figure 6 previously, at the onset of a short-
circuit event, the input supply voltage can ring dramatically
owing to series inductance. If this voltage avalanches the
MOSFET , current continues to flow through the MOSFET
to the output. The analog current limit loop cannot control
this current flow and therefore the loop undershoots. This
effect cannot be eliminated by frequency compensation. A
zener diode is required to clamp the input supply voltage
and prevent MOSFET avalanche.
SENSE RESISTOR CONSIDERATIONS
For proper circuit breaker operation, Kelvin-sense PCB con-
nections between the sense resistor and the LTC4252s V
EE
and SENSE pins are strongly recommended. The drawing in
Figure 8 illustrates the correct way of making connections
between the LTC4252 and the sense resistor. PCB layout
should be balanced and symmetrical to minimize wiring
errors. In addition, the PCB layout for the sense resistor
should include good thermal management techniques for
optimal sense resistor power dissipation.
TIMING WAVEFORMS
System Power-Up
Figure 9 details the timing waveforms for a typical power-
up sequence in the case where a board is already installed
in the backplane and system power is applied abruptly. At
MOSFET C
ISS
(pF)
0
60
50
40
30
20
10
0
2000
4000
6000
8000
NTY100N10
IRF3710
IRF540S
IRF530S
IRF740
Figure 7. Recommended Compensation
Capacitor C
C
vs MOSFET C
ISS
Figure 8. Making PCB Connections to the Sense Resistor
W
CURRENT FLOW
FROM LOAD
CURRENT FLOW
TO 48V BACKPLANE
SENSE RESISTOR
TRACK WIDTH W:
0.03" PER AMP
ON 1 OZ COPPER
TO
SENSE
TO
V
EE
425212 F08
time point 1, the supply ramps up, together with UV/OV ,
V
OUT
and DRAIN. V
IN
and PWRGD follow at a slower rate
as set by the V
IN
bypass capacitor. At time point 2, V
IN
exceeds V
LKO
and the internal logic checks for UV > V
UVHI
,
OV < V
OVLO
, GATE < V
GATEL
, SENSE < V
CB
, SS < 20 " V
OS
and TIMER < V
TMRL
. If all conditions are met, an initial
timing cycle starts and the TIMER capacitor is charged
by a 5.8礎 current source pull-up. At time point 3, TIMER
reaches the V
TMRH
threshold and the initial timing cycle
terminates. The TIMER capacitor is quickly discharged. At
time point 4, the V
TMRL
threshold is reached and the condi-
tions of GATE < V
GATEL
, SENSE < V
CB
and SS??0?燰
OS
must be satisfied before a GATE ramp-up cycle begins.
SS ramps up as dictated by R
SS
" C
SS
(as in Equation 6);
GATE is held low by the analog current limit (ACL) ampli-
fier until SS crosses 20 " V
OS
. Upon releasing GATE, 58礎
sources into the external MOSFET gate and compensation
network. When the GATE voltage reaches the MOSFETs
threshold, current begins flowing into the load capacitor
at time point 5. At time point 6, load current reaches the
SS control level and the analog current limit loop activates.
Between time points 6 and 8, the GATE voltage is servoed,
the SENSE voltage is regulated at V
ACL
(t) (Equation 7) and
soft-start limits the slew rate of the load current. If the
SENSE voltage (V
SENSE
V
EE
) reaches the V
CB
threshold
at time point 7, the circuit breaker TIMER activates. The
TIMER capacitor, C
T
, is charged by a (230礎 + 8 " I
DRN
)
current pull-up. As the load capacitor nears full charge,
load current begins to decline.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC4253ACGN#TRPBF | IC HOT SWAP CONTRLR -48V 16-SSOP |
| LTC4257CS8 | IC CTRLR INTFACE PWR/ETHER 8SOIC |
| LTC4260IUH#PBF | IC HOT SWAP CNTRL I2C 32-QFN |
| LTC4261IGN-2#PBF | IC CTRLR HOTSWAP W/ADC 28-SSOP |
| LTC4263IS#TRPBF | IC IEEE 803.2AF CNTRLR 14-SOIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC4252A-2 | 制造商:LINER 制造商全稱:Linear Technology 功能描述:–48V Hot Swap Controllers |
| LTC4252A-2CMS | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統，AdvancedTCA ? 系統，高可用性 內部開關:無 電流限制:可調 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件 |
| LTC4252A-2CMS#PBF | 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統，AdvancedTCA ? 系統，高可用性 內部開關:無 電流限制:可調 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件 |
| LTC4252A-2CMS#TR | 功能描述:IC CTRLR HOTSWAP NEG VOLT 10MSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
| LTC4252A-2CMS#TRPBF | 功能描述:IC CNTRLR HOTSWAP NEGVOLT 10MSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。