- 您現在的位置：買賣IC網 > Datasheet目錄42 > LTC4308IMS8#TRPBF (Linear Technology)IC BUS BUFFER LV 8-MSOP Datasheet資料下載
參數資料
| 型號： | LTC4308IMS8#TRPBF |
| 廠商： | Linear Technology |
| 文件頁數： | 8/16頁 |
| 文件大小： | 168K |
| 描述： | IC BUS BUFFER LV 8-MSOP |
| 產品培訓模塊： | LTC4310 - Hot-Swappable I²C Isolators |
| 標準包裝： | 2,500 |
| 類型： | 熱交換開關 |
| 應用： | 通用型緩沖器/總線擴展器 |
| 內部開關： | 是 |
| 電源電壓： | 2.3 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 8-MSOP |
| 包裝： | 帶卷 (TR) |
LTC4308
8
4308f
Start-Up
When the LTC4308 rst receives power on its V
CC
pin,
either during power-up or live insertion, it starts in an
under voltage lockout (UVLO) state, ignoring any activity
on the SDA or SCL pins until V
CC
rises above 2V (typical).
This ensures the LTC4308 does not try to function until
enough supply voltage is present.
During this time, the 1V precharge circuitry is actively
forcing 1V through 100k nominal resistors to the SDAOUT
and SCLOUT pins. Because SDAOUT and SCLOUT pins
may be plugged into a live backplane, where the voltage
on the backplane SDA and SCL busses can be anywhere
between 0V and V
CC
, precharging SCLOUT and SDAOUT
to 1V minimizes the worst-case voltage differential these
pins will see at the moment of contact, therefore minimizing
the amount of disturbance caused by the I/O card.
Once the LTC4308 exits from UVLO, it monitors both the
input and output pins for either a stop bit or a bus idle
condition to indicate the completion of data transactions.
When both sides are idle or one side has a stop bit while the
other is idle, the connection circuitry is activated, joining
the SDA and SCL pins on the input bus with those on the
output bus. Because SDAIN and SCLIN are monitored for
a stop bit or bus idle as a condition for connection, they
may also be used for Hot-Swapping, but note that these
pins are not precharged.
Connection Circuitry
Once the connection circuitry is activated, the functionality
of the input and output bus of the respective SDA or SCL
pins is identical. A low forced on either output or input pin
at any time results in both pin voltages forced low. The
LTC4308 SCLOUT and SDAOUT busses are tolerant of I
2
C
bus DC logic low voltages up to the V
IL
speci cation of
0.3 " V
CC
, while the SCLIN and SDAIN busses are tolerant
of bus logic low voltages up to 0.6V . A high occurs when
all devices on the input and output pins release high.
When the LTC4308 senses a rising edge on either of the
output busses, with a slew rate greater than 0.8V/約, the
internal pull-down device for the respective bus is deacti-
vated at bus voltages as low as 0.48V . This methodology
maximizes the effectiveness of the rise time accelerator
circuitry and maintains compatibility with other devices
in the LTC4300 bus buffer family. Care must be taken to
ensure devices participating in clock stretching or arbitra-
tion is capable of forcing logic low voltages below 0.48V
at the LTC4308s SCLOUT and SDAOUT pins.
These important features ensure the I
2
C speci cation
protocols such as clock stretching, clock synchroniza-
tion, arbitration, and acknowledge function seamlessly
in all cases as speci ed, regardless of how the devices in
the system are connected to the LTC4308.
Another key feature provided by the connection circuitry
is input and output bus capacitance isolation through
bidirectional buffering. Because of this isolation, the
waveforms on the input busses look slightly different than
the corresponding output bus waveforms, as described
in the next two sections.
Offset Voltages
When a logic low is driven on SDAIN or SCLIN, the LTC4308
regulates SDAOUT or SCLOUT , respectively, to a higher
voltage, typically 300mV above the driven low voltage.
When a logic low is driven on SCLOUT or SDAOUT , the
LTC4308 regulates SCLIN or SDAIN, respectively, to a volt-
age that is typically 200mV below the driven low voltage.
These offsets are nearly independent of pull-up current
(see Typical Performance Characteristics).
OPERATION
相關PDF資料 |
PDF描述 |
|---|---|
| LTC4309IGN#TRPBF | IC BUS BUFFER 2-WIRE 16-SSOP |
| LTC4350IGN#PBF | IC CTLR HOTSWAP LOADSHARE 16SSOP |
| MAX1299CEAE+ | IC TEMP SENS W/ADC 16-SSOP |
| MAX14544ETA+T | IC ACCY SWITCH OVP PROTECT 8TDFN |
| MAX1617AMEE+T | IC REMOTE/LOCAL TEMP SNSR 16QSOP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LTC4309CDE#PBF | 功能描述:IC BUS BUFFER 2-WIRE 12-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4309CDE#TRPBF | 功能描述:IC BUS BUFFER 2-WIRE 12-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統，AdvancedTCA ? 系統，高可用性 內部開關:無 電流限制:可調 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件 |
| LTC4309CGN#PBF | 功能描述:IC BUS BUFFER 2-WIRE 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:119 系列:- 類型:熱交換控制器 應用:通用型，PCI Express? 內部開關:無 電流限制:- 電源電壓:3.3V，12V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:80-TQFP 供應商設備封裝:80-TQFP（12x12） 包裝:托盤 產品目錄頁面:1423 (CN2011-ZH PDF) |
| LTC4309CGN#TRPBF | 功能描述:IC BUS BUFFER 2-WIRE 16-SSOP RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 標準包裝:50 系列:- 類型:熱交換控制器 應用:-48V 遠程電力系統，AdvancedTCA ? 系統，高可用性 內部開關:無 電流限制:可調 電源電壓:11.5 V ~ 14.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:10-TFSOP，10-MSOP（0.118"，3.00mm 寬） 供應商設備封裝:10-MSOP 包裝:管件 |
| LTC4309IDE#PBF | 功能描述:IC BUS BUFFER 2-WIRE 12-DFN RoHS:是 類別:集成電路 (IC) >> PMIC - 熱交換 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:100 系列:- 類型:熱插拔開關 應用:通用 內部開關:是 電流限制:可調 電源電壓:9 V ~ 13.2 V 工作溫度:-40°C ~ 150°C 安裝類型:表面貼裝 封裝/外殼:10-WFDFN 裸露焊盤 供應商設備封裝:10-TDFN-EP（3x3） 包裝:管件 |
發布緊急采購，3分鐘左右您將得到回復。