- 您現在的位置：買賣IC網 > PDF目錄361046 > LV8573AV (NATIONAL SEMICONDUCTOR CORP) LV8573A Low Voltage Real Time Clock (RTC) PDF資料下載
參數資料
| 型號： | LV8573AV |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | XO, clock |
| 英文描述： | LV8573A Low Voltage Real Time Clock (RTC) |
| 中文描述： | 0 TIMER(S), REAL TIME CLOCK, PQCC28 |
| 封裝： | PLASTIC, LCC-28 |
| 文件頁數： | 13/18頁 |
| 文件大小： | 306K |
| 代理商： | LV8573AV |
Control and Status Register Address Bit Map
D7
D6
D5
D4
D3
D2
D1
D0
1. Reset by
writing
1 to bit.
Main Status Register
PS
e
X
R/W
RS
e
X
R/W
ADDRESS
e
00H
R/W
R/W
R/W
1
R/W
1
R
2
R
3
RAM
Register
Select
RAM
RAM
Alarm
Interrupt
Periodic
Interrupt
Power Fail
Interrupt
Interrupt
Status
2. Set/reset by
voltage at
PFAIL pin.
3. Reset when
all pending
interrupts
are removed.
Periodic Flag Register
PS
e
0
R/W
RS
e
0
Address
e
03H
4. Read Osc fail
Write 0 Batt-
Backed Mode
Write 1 Single
Supply Mode
R/W
4
R
5
R
5
R
5
R
5
R
5
R
5
Test
Mode
Osc. Fail/
Single Supply
1 ms
Flag
10 ms
Flag
100 ms
Flag
Seconds
Flag
10 Second
Flag
Minute
Flag
5. Reset by
positive edge
of read.
Time Save Control Register
PS
e
0
RS
e
0 Address
e
04H
Time Save
Enable
N/A
RAM
RAM
RAM
RAM
RAM
RAM
All Bits R/W
Real Time Mode Register
PS
e
0
RS
e
1
Address
e
01H
RAM
RAM
RAM
Interrupt EN
on Back-Up
Clock
Start/Stop
12/24 Hr.
Mode
Leap Year
MSB
Leap Year
LSB
All Bits R/W
Output Mode Register
PS
e
0
RS
e
1
Address
e
02H
MFO as
Crystal
RAM
RAM
RAM
RAM
RAM
RAM
RAM
All Bits R/W
Interrupt Control Register 0
PS
e
0
RS
e
1
Address
e
03H
1 ms
Interrupt
Enable
10 ms
Interrupt
Enable
100 ms
Interrupt
Enable
Seconds
Interrupt
Enable
10 Second
Interrupt
Enable
Minute
Interrupt
Enable
RAM
RAM
All Bits R/W
Interrupt Control Register 1
PS
e
0
RS
e
1
Address
e
04H
Power Fail
Interrupt
Enable
Alarm
Interrupt
Enable
DOW
Interrupt
Enable
Month
Interrupt
Enable
DOM
Interrupt
Enable
Hours
Interrupt
Enable
Minute
Interrupt
Enable
Second
Interrupt
Enable
All Bits R/W
Application Hints
Suggested Initialization Procedure for LV8573A in Bat-
tery Backed Applications that use the V
BB
Pin
1. Enter the test mode by writing a 1 to bit D7 in the Period-
ic Flag Register.
2. Write zero to the RAM/TEST mode Register located in
page 0, address HEX 1F.
3. Leave the test mode by writing a 0 to bit D7 in the Peri-
odic Flag Register. Steps 1, 2, 3 guarantee that if the
test mode had been entered during power on (due to
random pulses from the system), all test mode condi-
tions are cleared. Most important is that the OSC Fail
Disable bit is cleared. Refer to AN-589 for more informa-
tion on test mode operation.
4. Enter a software loop that does the following:
Set a 3 second(approx) software counter. The crystal
oscillator may take 1 second to start.
4.1 Write a 1 to bit D3 in the Real Time Mode Register (try
to start the clock). Under normal operation, this bit can
be set only if the oscillator is running. During the soft-
ware loop, RAM, real time counters, output configura-
tion, interrupt control and timer functions may be initial-
ized.
13
相關PDF資料 |
PDF描述 |
|---|---|
| LV8573M | LV8573A Low Voltage Real Time Clock (RTC) |
| MHO376TCG-R | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO312TCG-R | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO313FAD | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
| MHO313FAD-R | 14 pin DIP, 3.3 Volt, HCMOS/TTL, Clock Oscillator |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LV8573M | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LV8573A Low Voltage Real Time Clock (RTC) |
| LV86 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES |
| LV8702V | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PWM Current Control High-efficient Stepping Motor Driver |
| LV8702V-TLM-H | 功能描述:馬達/運動/點火控制器和驅動器 PWM Current Control High-efficient Stepping Motor Driver RoHS:否 制造商:STMicroelectronics 產品:Stepper Motor Controllers / Drivers 類型:2 Phase Stepper Motor Driver 工作電源電壓:8 V to 45 V 電源電流:0.5 mA 工作溫度:- 25 C to + 125 C 安裝風格:SMD/SMT 封裝 / 箱體:HTSSOP-28 封裝:Tube |
| LV8711T | 制造商:SANYO 制造商全稱:Sanyo Semicon Device 功能描述:PWM Constant-Current Control Stepping Motor Driver |
發布緊急采購，3分鐘左右您將得到回復。