- 您現在的位置：買賣IC網 > PDF目錄369885 > LXT6251A ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC PDF資料下載
參數資料
| 型號： | LXT6251A |
| 英文描述： | ATM/SONET MAPPER|CMOS|QFP|208PIN|PLASTIC |
| 中文描述： | 的ATM / SONET的映射器|的CMOS | QFP封裝| 208PIN |塑料 |
| 文件頁數： | 1/76頁 |
| 文件大小： | 995K |
| 代理商： | LXT6251A |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁
LXT6251A
21 E1 SDH Mapper
Datasheet
The LXT6251A 21E1 Mapper performs asynchronous mapping and demapping of 21 E1 PDH
signals into SDH. The PDH side interfaces with E1 LIUs and framers via NRZ Clock & Data,
while the SDH side uses a standard Telecom bus interface. Further processing by the companion
LXT6051 Overhead Terminator chip creates the final STM-0 or STM-1 signal. One mapper
provides complete processing of 21 E1s in STM-0, while three mappers can process 63 E1s in
STM-1.
The LXT6251A is compliant with the latest releases of ITU-T G.703 and G.707. It provides all
the alarm and control features to easily implement the multiplexer specified in ITU-T G.783.
Applications
Product Features
n
21 or 63 E1 Terminal or ADM SDH
Multiplexer
n
Digital Cross Connect System
n
Digital Loop Carrier Systems (NGDLC)
n
Microwave Radio System
n
Maps and Demaps 21 E1 signals between
PDH and SDH networks via VC-12
asynchronous mapping.
n
Multiplexes the 21 VC-12 signals into
seven interleaved TUG-2 structures for
STM-0 or a TUG-3 structure for STM-1
applications.
n
Configurable as a flexible Add/Drop
Multiplexer for up to 21 E1 tributaries, with
each E1 I/O port assignable to any TU time
slot within an AU-3 or TUG-3.
n
Performs VC-12 path overhead processing
for all 21 VC-12s, including V5, J2 Path
Trace, and K4 Enhanced RDI.
n
Records TU pointer alarms (TU-AIS, TU-
LOP), BIP-2 and REI error counts, TIM
and PLM alarms, and all other V5 POH
alarms for all 21 tributaries.
n
NRZ Data and Clock interface for E1
tributary access.
n
Microprocessor/SEMF interface to set
Signal Label, J2 Path Trace, access alarms
and counters
n
Low power CMOS technology with 3.3V
core and 5V I/O, available in PQFP-208
package.
n
IEEE 1149.1 (JTAG) support.
As of January 15, 2001, this document replaces the Level One document
LXT6251 21 E1 SDH Mapper Datasheet
.
Order Number: 249300-001
January 2001
相關PDF資料 |
PDF描述 |
|---|---|
| LXT903PC | LAN Transceiver |
| LXT905LC | Laser Mouse VCSEL Assembly Clip |
| LXT905LE | Single-Mode Vertical-Cavity Surface Emitting laser (VCSEL) |
| LXT905PC | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
| LXT905PE | LAN TRANSCEIVER|SINGLE|CMOS|LDCC|28PIN|PLASTIC |
相關代理商/技術參數 |
參數描述 |
|---|---|
| LXT901 | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901/LXT907 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LXT901. LXT907 - Design Guide for LXT901/907 Ethernet Interface Connection to Motorola MC68EN360 Controller |
| LXT901A | 制造商:LVL1 制造商全稱:LVL1 功能描述:8QLYHUVDO (WKHUQHW 7UDQVFHLYHU |
| LXT901ALC | 制造商:LEVEL ONE 功能描述: |
| LXT901ALE | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Transceiver |
發布緊急采購，3分鐘左右您將得到回復。