欧美成人免费电影,国产欧美一区二区三区精品酒店,精品国产a毛片,色网在线免费观看

參數(shù)資料
型號: M2V56D30AKT-10
廠商: Mitsubishi Electric Corporation
英文描述: JT 55C 55#22M PIN PLUG
中文描述: 256M雙數(shù)據(jù)速率同步DRAM
文件頁數(shù): 1/40頁
文件大?。?/td> 768K
代理商: M2V56D30AKT-10
1
MITSUBISHI ELECTRIC
Mar. '02
MITSUBISHI LSIs
DDR SDRAM
(Rev.1.44)
M2S56D20/ 30/ 40ATP -75AL, -75A, -75L, -75, -10L, -10
M2S56D20/ 30/ 40AKT -75AL, -75A, -75L, -75, -10L, -10
256M Double Data Rate Synchronous DRAM
Contents are subject to change without notice.
DESCRIPTION
M2S56D20ATP / AKT is a 4-bank x 16777216-word x 4-bit,
M2S56D30ATP / AKT is a 4-bank x 8388608-word x 8-bit,
M2S56D40ATP/ AKT is a 4-bank x 4194304-word x 16-bit,
double data rate synchronous DRAM, with SSTL_2 interface. All control and address signals are
referenced to the rising edge of CLK.Input data is registered on both edges of data strobes, and output
data and data strobe are referenced on both edges of CLK. The M2S56D20/30/40ATP achieve very high
speed data rate up to 133MHz, and are suitable for main memory in computer systems.
FEATURES
- VDD=VDDQ=2.5V+0.2V
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/received with data
- Differential clock inputs (CLK and /CLK)
- DLL aligns DQ and DQS transitions
- Commands are entered on each positive CLK edge
- Data and data mask are referenced to both edges of DQS
- 4-bank operations are controlled by BA0, BA1 (Bank Address)
- /CAS latency- 2.0/2.5 (programmable)
- Burst length- 2/4/8 (programmable)
- Burst type- sequential / interleave (programmable)
- Auto precharge / All bank precharge is controlled by A10
- 8192 refresh cycles /64ms (4 banks concurrent refresh)
- Auto refresh and Self refresh
- Row address A0-12 / Column address A0-9,11(x4)/ A0-9(x8)/ A0-8(x16)
- SSTL_2 Interface
- Both 66-pin TSOP Package and 64-pin Small TSOP Package
M2S56D*0ATP: 0.8mm lead pitch 66-pin TSOP Package
M2S56D*0AKT: 0.4mm lead pitch 64-pin Small TSOP Package
- JEDEC standard
- Low Power for the Self Refresh Current ICC6 : 2mA (-75AL , -75L , -10L)
Operating Frequencies
* CL = CAS(Read) Latency
Standard
DDR200
DDR266B
DDR266A
133MHz
133MHz
100MHz
100MHz
125MHz
133MHz
M2S56D20/30/40ATP/AKT-10L/-10
M2S56D20/30/40ATP/AKT-75L/-75
M2S56D20/30/40ATP/AKT-75AL/-75A
Max. Frequency
@CL=2.5 *
Max. Frequency
@CL=2.0 *
相關(guān)PDF資料
PDF描述
M2S56D30AKT-10 Circular Connector; No. of Contacts:26; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Pin; Circular Shell Style:Straight Plug; Insert Arrangement:16-26 RoHS Compliant: No
M2V56D40AKT-10 Circular Connector; No. of Contacts:26; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-26 RoHS Compliant: No
M2S56D40AKT-10 Circular Connector; No. of Contacts:8; Series:MS27484; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:16; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:16-8 RoHS Compliant: No
M2V56D20AKT-10L JT 79C 79#22D PIN PLUG
M2S56D20AKT-10L JT 16C 16#16 PIN PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M2V56D30AKT-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Double Data Rate Synchronous DRAM
M2V56D30AKT-75 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Double Data Rate Synchronous DRAM
M2V56D30AKT-75A 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Double Data Rate Synchronous DRAM
M2V56D30AKT-75AL 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Double Data Rate Synchronous DRAM
M2V56D30AKT-75L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:256M Double Data Rate Synchronous DRAM
主站蜘蛛池模板: 嘉峪关市| 莱州市| 普安县| 塔城市| 洞头县| 密山市| 和林格尔县| 灵武市| 大关县| 大田县| 宁津县| 顺平县| 大悟县| 上虞市| 大关县| 东港市| 遂宁市| 合水县| 甘南县| 琼海市| 柞水县| 通州区| 霍山县| 竹山县| 理塘县| 台北市| 河西区| 伊吾县| 刚察县| 凯里市| 封丘县| 邵武市| 宜兴市| 静乐县| 疏勒县| 怀化市| 兰西县| 伊宁市| 庆元县| 阿克陶县| 遵义市|