- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370992 > M66851FP (Mitsubishi Electric Corporation) SRAM TYPE FIFO MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | M66851FP |
| 廠商： | Mitsubishi Electric Corporation |
| 元件分類： | FIFO |
| 英文描述： | SRAM TYPE FIFO MEMORY |
| 中文描述： | FIFO存儲(chǔ)器SRAM的類型 |
| 文件頁(yè)數(shù)： | 1/15頁(yè) |
| 文件大小： | 118K |
| 代理商： | M66851FP |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
SRAM TYPE FIFO MEMORY
M66850J/FP, M66851J/FP
M66852J/FP, M66853J/FP
MITSUBISHI <DIGITAL ASSP>
PIN CONFIGURATION (TOP VIEW)
DESCRIPTION
M66850/851/852/853 are very high-speed and clock synchronous
FIFO(First-In,First-Out) memories fabricated by high-speed CMOS
technology.
These FIFOs are applicable for a data buffer as networks and
communications.
The write operation is controlled by a write clock pin(WCLK) and
two write enable pins(WEN1,WEN2).
Data present at the data input pins(D0-D8) is written into the
Synchronous FIFO on every rising write clock edge when the
device is enabled for writing.
The read operation is controlled by a read clock pin(RCLK) and
two read enable pins(REN1,REN2).
Data is read from the Synchronous FIFO on every rising read clock
edge when the device is enabled for reading. An output enable
pin(OE) controls the states of the data output pins(Q0-Q8).
MITSUBISHI FIFOs have four flags (EF,FF,PAE,PAF). The empty
flag EF and the full flag FF are fixed flags. The almost empty flag
PAE and the almost full flag PAF are programmable flags. The
programmable flag offset is initiated by the load pin(LD).
FEATURES
Memory configuration
64words x 9bits (M66850J/FP)
256words x 9bits (M66851J/FP)
512words x 9bits (M66852J/FP)
1024words x 9bits (M66853J/FP)
Write and Read Clocks can be independent
Advanced CMOS technology
Programmable Almost-Empty and Almost-Full flags
High-speed : 25ns cycle time
Package Available :
32-pin Pastic Leaded Chip Carrier(PLCC)
32-pin Low profile Quad Flat Package(LQFP)
APPLICATION
Data Buffer for networks communications.
Outline 32P0(M66850 – 853J)
4
3
2
1
3
3
3
29
13
1
E
1
F
1
Q
1
Q
1
Q
1
Q
2
Q
28
27
26
25
24
23
22
21
5
6
7
8
9
10
11
12
D1
D0
PAF
PAE
GND
REN1
RCLK
REN2
OE
RS
WEN1
WCLK
WEN2/LD
V
CC
Q8
Q7
Q6
Q5
D
D
D
D
D
D
D
Outline 32P6B(M66850 – 853FP)
3
3
3
2
2
2
2
2
9
1
1
1
Q
1
Q
1
Q
1
Q
1
Q
24
23
22
21
20
19
18
17
1
2
3
4
5
6
7
8
D1
D0
PAF
PAE
GND
REN1
RCLK
REN2
O
E
F
WEN1
WCLK
WEN2/LD
V
CC
Q8
Q7
Q6
Q5
R
D
D
D
D
D
D
D
BLOCK DIAGRAM
RESET
LOGIC
WRITE
CONTROL
WRITE
POINTER
INPUT
REGISTER
OUTPUT
REGISTER
READ
POINTER
READ
CONTROL
OFFSET
REGISTER
FLAG
LOGIC
WCLK
WEN1
WEN2
Q0-Q8
RCLK
REN1
REN2
RS
OE
EF
PAE
PAF
FF
LD
MEMORY
ARRAY
D0-D8
–
1
–
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66850FP | SRAM TYPE FIFO MEMORY |
| M66850J | SRAM TYPE FIFO MEMORY |
| M66851J | SRAM TYPE FIFO MEMORY |
| M66852FP | SRAM TYPE FIFO MEMORY |
| M66852J | SRAM TYPE FIFO MEMORY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66851J | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SRAM TYPE FIFO MEMORY |
| M66852FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SRAM TYPE FIFO MEMORY |
| M66852J | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SRAM TYPE FIFO MEMORY |
| M66853FP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SRAM TYPE FIFO MEMORY |
| M66853J | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SRAM TYPE FIFO MEMORY |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。