- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380324 > MACH211SP-14JI (LATTICE SEMICONDUCTOR CORP) High-Performance EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號： | MACH211SP-14JI |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High-Performance EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 14 ns, PQCC44 |
| 封裝： | PLASTIC, LCC-44 |
| 文件頁數(shù)： | 1/48頁 |
| 文件大小： | 1136K |
| 代理商： | MACH211SP-14JI |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
Publication#
14051
Amendment/
0
Rev:
K
Issue Date:
November 1998
MACH 1 and 2 CPLD Families
High-Performance EE CMOS Programmable Logic
FEATURES
N
High-performance electrically-erasable CMOS PLD families
N
32 to 128 macrocells
N
44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages
N
SpeedLocking – guaranteed fixed timing up to 16 product terms
N
Commercial 5/5.5/6/7.5/10/12/15-ns t
PD
and Industrial 7.5/10/12/14/18-ns t
PD
N
Configurable macrocells
— Programmable polarity
— Registered or combinatorial outputs
— Internal and I/O feedback paths
— D-type or T-type flip-flops
— Output Enables
— Choice of clocks for each flip-flop
— Input registers for MACH 2 family
N
JTAG (IEEE 1149.1)-compatible, 5-V in-system programming available
N
Peripheral component interconnect (PCI) compliant at 5/5.5/6/7.5/10/12 ns
N
Safe for mixed supply voltage system designs
N
Bus-Friendly inputs and I/Os reduce risk of unwanted oscillatory outputs
N
Programmable power-down mode results in power savings of up to 75%
N
Supported by Vantis DesignDirect software for rapid logic development
— Supports HDL design methodologies with results optimized for Vantis
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
N
Lattice/Vantis and third-party hardware programming support
— Lattice/VantisPRO (formerly known as MACHPRO
support on PCs and Automated Test Equipment
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,
and System General
) software for in-system programmability
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH211SP-15JC | High-Performance EE CMOS Programmable Logic |
| MACH211SP-15VC | High-Performance EE CMOS Programmable Logic |
| MACH211SP-6JC | High-Performance EE CMOS Programmable Logic |
| MACH211SP-6VC | High-Performance EE CMOS Programmable Logic |
| MACH211SP-7JC | High-Performance EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH211SP-15 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance EE CMOS In-System Programmable Logic |
| MACH211SP-15JC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance EE CMOS In-System Programmable Logic |
| MACH211SP-15VC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance EE CMOS In-System Programmable Logic |
| MACH211SP-18 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:High-Performance EE CMOS In-System Programmable Logic |
| MACH211SP-18JI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。