- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380323 > MACH220-20JC (LATTICE SEMICONDUCTOR CORP) High-Density EE CMOS Programmable Logic PDF資料下載
參數(shù)資料
| 型號(hào)： | MACH220-20JC |
| 廠商： | LATTICE SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | High-Density EE CMOS Programmable Logic |
| 中文描述： | EE PLD, 20 ns, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 1/29頁 |
| 文件大小： | 230K |
| 代理商： | MACH220-20JC |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁
Publication#
14130
Issue Date:
May 1995
Rev.
I
Amendment
/0
MACH220-10/12/15/20
High-Density EE CMOS Programmable Logic
FINAL
COM’L: -10/12/15/20
IND: -14/18/24
DISTINCTIVE CHARACTERISTICS
68 Pins
96 Macrocells
10 ns t
PD
100 MHz f
CNT
56 Inputs with pull-up resistors
48 Outputs
96 Flip-flops; 4 clock choices
8 “PAL26V12” blocks with buried macrocells
Pin-compatible with MACH120 and MACH221
GENERAL DESCRIPTION
The MACH220 is a member of
the
high-performance
EE CMOS MACH 2 device family. This device has
approximately nine times the logic macrocell capability
of the popular PAL22V10 without loss of speed.
The MACH220 consists of eight PAL blocks intercon-
nected by a programmable switch matrix. The eight PAL
blocks are essentially “PAL26V12” structures complete
with product-term arrays, and programmable macro-
cells, including buried macrocells. The switch matrix
connects the PAL blocks to each other and to all input
pins, providing a high degree of connectivity between
the fully-connected PAL blocks. This allows designs to
be placed and routed efficiently.
The MACH220 has two kinds of macrocell: output and
buried. The output macrocell provides registered,
latched, or combinatorial outputs with programmable
polarity. If a registered configuration is chosen, the
register can be configured as D-type or T-type to help
reduce the number of product terms. The register type
decision can be made by the designer or by the
software. All output macrocells can be connected to an
I/O cell. If a buried macrocell is desired, the internal
feedback path from the macrocell can be used, which
frees up the I/O pin for use as an input.
The MACH220 has dedicated buried macrocells which,
in addition to the capabilities of the output macrocell,
also provide input registers for use in synchronizing
signals and reducing setup time requirements.
BLOCK DIAGRAM
If you would like to view
Block Diagram in full size,
please click on the box.
Lattice Semiconductor
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MACH221-10JC | High-Performance EE CMOS Programmable Logic |
| MACH211SP-12JI | High-Performance EE CMOS Programmable Logic |
| MACH221-10JI | High-Performance EE CMOS Programmable Logic |
| MACH221-12JC | High-Performance EE CMOS Programmable Logic |
| MACH221-12JI | High-Performance EE CMOS Programmable Logic |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MACH220-20JI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:High-Density EE CMOS Programmable Logic |
| MACH221-10JC | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH221-10JI | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH221-12JC | 制造商:LATTICE 制造商全稱:Lattice Semiconductor 功能描述:High-Performance EE CMOS Programmable Logic |
| MACH22112JC14JI | 制造商:AMD 功能描述:New |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。