- 您現在的位置：買賣IC網 > PDF目錄69017 > MAR31753FXXXX (DYNEX SEMICONDUCTOR LTD) 4 CHANNEL(S), 16 MHz, DMA CONTROLLER, CQFP84 PDF資料下載
參數資料
| 型號： | MAR31753FXXXX |
| 廠商： | DYNEX SEMICONDUCTOR LTD |
| 元件分類： | DMA控制器 |
| 英文描述： | 4 CHANNEL(S), 16 MHz, DMA CONTROLLER, CQFP84 |
| 封裝： | QFP-84 |
| 文件頁數： | 1/31頁 |
| 文件大小： | 238K |
| 代理商： | MAR31753FXXXX |
當前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
MA31753
1/31
AS[0:3]
PS[0:3]
PB[0:3]
D[0:16]
A[0:15]
CSN
CLK
RESETN
DSN
AS
MION
OIN
RDWN
RDN
WRN
RDYN
GRANTN
REQN
LOCKN
DMAKN
DREQN[0:3]
DACKN[0:3]
DMAE
SEC/FIRSTN
DONEN
AKRDN
AKWRN
EXADEN
PEN
MPROEN
INTRN
REQINN
GEINN
GEOUTN
DPARN
DTON
VDD
VSS
MA31753
DMAC
The MA31753 Direct Memory Access Controller (DMAC) is
a peripheral interface circuit design primarily for use with the
MA31750 microprocessor. Each DMAC provides up to four
independant, prioritised channels each of which can perform
DMA transfers between memory and/or I/O devices using the
MA31750 bus. Each channel has its own programmable
internal priority and can be masked under program control.
Further, individual channels have their own associated status
and control words enabling an individual channel to be re-
programmed without disturbing transfers which may be taking
place on other channels. Three basic transfer modes are
available:
Direct Memory to I/O peripheral transfers,
Direct I/O to Memory transfers,
Memory to Memory transfers,
I/O to I/O transfers.
The MA31753 interfaces directly to the MA31750 bus,
directly supporting on chip parity generation and supporting
expanded memory via an MA31751 MMU with either 1 MWord
(1750A mode) or 16MWords (1750B mode) of logical memory.
The MA31753 uses System memory to hold address and
count information for each transfer. Once this information has
been prepared by the processor the DMAC can conduct a
number of transfers without further processor intervention.
FEATURES
s Radiation Hard CMOS SOS Technology
s Four Independant DMA Channels
s MIL-STD-1750A or B Operation in an MA31750 System
s Capable of Processor Independant Table Driven
Operation
s Memory to Memory, I/O to Memory, Memory to I/O and
I/O to I/O Transfers Supported
s Masking of Individual Channel DMA Requests
s Simple MA31750 Bus Interface
s Single Word, Double Word or Multi-Word Transfers for
each of the DMA Channels
s Cascade Interface Allows for Channel Expansion
s Programmable Channel Priority
s Parity Checking Available
Figure 1: Pin Connections - Top View
MA31753
DMA Controller (DMAC) For An MA31750 System
Replaces January 2000 version, DS3825-5.0
DS3825-5.1 July 2002
相關PDF資料 |
PDF描述 |
|---|---|
| MAS31753FXXXX | 4 CHANNEL(S), 16 MHz, DMA CONTROLLER, CQFP84 |
| MAR28155CXXXX | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAR28155LXXXX | 24 I/O, PIA-GENERAL PURPOSE, CQCC44 |
| MAS28155CXXXX | 24 I/O, PIA-GENERAL PURPOSE, CDIP40 |
| MAH28155LXXXX | 24 I/O, PIA-GENERAL PURPOSE, CQCC44 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| Mar-35 | 制造商:Redington Counters Inc 功能描述: |
| MAR35V10UF | 制造商:MAR 功能描述:RL610X035 LONG LEAD .45 X .2 |
| MAR35V220UF | 制造商:MAR 功能描述:RL722X035 CESHMD C&F |
| MAR35V330UF | 制造商:MAR 功能描述:RL733X0335EFM 105C 10X20 DC91 |
| MAR3690CC | 制造商:DYNEX 制造商全稱:Dynex Semiconductor 功能描述:1553B Bus Controller/Remote Terminal |
發布緊急采購，3分鐘左右您將得到回復。